Ecad and Vlsi Lab Manual

ECAD & VLSI LAB

MANUAL FOR

B.TECH –ECE IV-1 SEMESTER

BY

SATHISH DADI M.TECH

DEPARTMENT OF

ELECTRONICS & COMMUNICATION ENGINEERING

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

IV Year B.Tech. ECE - I Sem L T/P/D C 0 -/3/- 2

E-CAD AND VLSI LAB

List of Experiments Design and implementation of the following CMOS digital/analog circuits using Cadence /

Mentor Graphics / Synopsys / Equivalent CAD tools. The design shall include Gate-level

design, Transistor-level design, Hierarchical design, Verilog HDL/VHDL design, Logic synthesis,

Simulation and verification, Scaling of CMOS Inverter for different technologies, study of

secondary effects ( temperature, power supply and process corners), Circuit optimization with

respect to area, performance and/or power, Layout, Extraction of parasitics and back

annotation, modifications in circuit parameters and layout consumption, DC/transient analysis,

Verification of layouts (DRC, LVS)

E-CAD programs:

Programming can be done using any complier. Down load the programs on FPGA/CPLD boards

and performance testing may be done using pattern generator (32 channels) and logic analyzer

apart from verification by simulation with any of the front end tools.

1. HDL code to realize all the logic gates

2. Design of 2-to-4 decoder

3. Design of 8-to-3 encoder (without and with parity)

4. Design of 8-to-1 multiplexer

5. Design of 4 bit binary to gray converter

6. Design of Multiplexer/ Demultiplexer, comparator

7. Design of Full adder using 3 modeling styles

8. Design of flip flops: SR, D, JK, T

9. Design of 4-bit binary, BCD counters ( synchronous/ asynchronous reset) or

any sequence counter

10. Finite State Machine Design

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

VLSI programs:

1. Introduction to layout design rules

2. Layout, physical verification, placement & route for complex design, static

timing analysis, IR drop analysis and crosstalk analysis of the following:

Basic logic gates

CMOS inverter

CMOS NOR/ NAND gates

CMOS XOR and MUX gates

CMOS 1-bit full adder

Static / Dynamic logic circuit (register cell)

Latch

Pass transistor

3. Layout of any combinational circuit (complex CMOS logic gate)- Learning

about data paths

4. Introduction to SPICE simulation and coding of NMOS/CMOS circuit

5. SPICE simulation of basic analog circuits: Inverter / Differential amplifier

6. Analog Circuit simulation (AC analysis) – CS & CD amplifier

7. System level design using PLL

Note: Any SIX of the above experiments from each part are to be conducted (Total 12)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

EXPERIMENT -1

Simulation using all the modeling styles and Synthesis of all the logic gates usingVerilog HDL

---------------------------------------------------------------------------------------------------------------------

Aim:

1. Perform Zero Delay Simulation of all the logic gates written in behavioral, dataflow and structural

modeling style in Verilog using a Test bench.

2. Synthesize each one of them on two different EDA tools.

Apparatus required:

Electronics Design Automation Tools used:

i) Xilinx Spartan 3E FPGA +CPLD Board

ii) Model Sim simulation tool or Xilinx ISE Simulator tool

iii) Xilinx XST Synthesis tool or LeonardoSpectrum Synthesis Tool

iv) Xilinx Project Navigator 13.2 (Includes all the steps in the design flow

fromSimulation to Implementation to download onto FPGA).

v) JTAG cable

vi) Adator 5v/4A

Boolean equations:

And Gate:Y = (A.B)

Or Gate: Y = (A + B)

Nand Gate: Y = (A.B)’

Nor Gate: Y = (A+B)’

Xor Gate: Y = A.B’ + A’.B

Xnor Gate: Y = A.B + A’.B’

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Block diagram:

Verilog program for AND gate:

// And Gate (In Dataflow, behavioral Modeling):

Module andg(a,b,c);

input a,b;

output c;

assign c = a & b;

endmodule

//behavioural modeling

Module andg1(a,b,c);

input a,b;

always(a,b)

begin

if (a==1’b0 or b == 1’b0)

c = 1’b0;

else if (a==1’b0 or b == 1’b1)

c = 1’b0;


c = 1’b0;


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

c = 1’b1;

endendmodule

Verilog program for OR gate:

//Or gate(Dataflow, behavioral modeling):

Module org (a,b,c);

input a,b;

output c;

assign c = a | b;

endmodule

Verilog program for nand gate:

// Nand Gate (In Dataflow modeling):

Module nandg (a,b,c);

input a,b;

output c;

assign c = ~(a & b);

endmodule

Verilog program for NOR gate:

// Nor Gate (In Dataflow modeling):

Module norg (a,b,c);

input a,b;

output c;

assign c = ~(a | b);

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Verilog program for XOR gate:

Xor gate(In Dataflow modeling):

Module xorg (a,b,c);

input a,b;

output c;

assign c = a ^ b;

endmodule

(or)

Module xorg2 (a,b,c);

input a,b;

output c;

assign c = (~a & b) | (a & ~b);

endmodule

Verilog program for XNOR gate:

//Xnor Gate (In Dataflow modeling):

Module xnorg (a,b,c);

input a,b;

output c;

assign c = ~(a ^ b);

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

VHDL PROGRAM FOR ALL LOGIC GATES:

library ieee;

use ieee.std_logic_1164.all;

entity digital_gates is port( x: in std_logic;

y: in std_logic;

sel:in std_logic_vector(1 downto 0);

F: out std_logic);

end digital_gates;

architecture behav1 of digital_gates is

begin

process(x, y, sel)

begin

if (sel = "00") then

F <= x and y;

elsif (sel = "01") then

F <= x or y;


F <= x nand y;


F <= x nor y;

else

F <= '0';

end if;

end process;

end behav1;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Test Bench: programmable digital gates

library ieee;

use ieee.std_logic_1164.all;

entity tb_digital_gates is

end tb_digital_gates;

architecture behav1 of tb_digital_gates is

component digital_gates is

port( x: in std_logic;

y: in std_logic;

sel:in std_logic_vector(1 downto 0);

F: out std_logic

);

end component;

signal x,y,F:std_logic;

signal sel:std_logic_vector(1 downto 0);

begin

U1: digital_gates port map(x,y, sel,F);

process

begin

x <= '0';

wait for 10 ns;

x <= '1';

wait for 20 ns;

end process;

process

begin

y <= '0';

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

wait for 20 ns;

y <= '1';

wait for 30 ns;

end process;

process

begin

sel <= "00","01" after 20 ns,"10" after 40 ns,"11" after 80 ns;

wait for 120 ns;

end process;

end behav1;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

EXPERIMENT -2

Design of decoder usingVerilog HDL

---------------------------------------------------------------------------------------------------------------------

Aim:

1. Perform Zero Delay Simulation of decodere in Verilog using a Test bench.


Apparatus required:



ii) Model Sim simulation tool or Xilinx ISE Simulator tool

iii) Xilinx XST Synthesis tool or LeonardoSpectrum Synthesis Tool



v) JTAG cable

vi) Adator 5v/4A

Block diagram:

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Verilog program:

module decoder(a, y);

input [1:0] a;

output [3:0] y;

reg [3:0] y;

always @ (a)

case(a)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

2’b00: y<= 4’b1110;

2’b01: y<= 4’b1101;

2’b10: y<= 4’b1011;

2’b11: y<= 4’b0111;

end case;

endmodule

********************************************

//decoder using case statement

module dec2to4(W, Y, En);

input [1:0] W;

input En;

output [0:3] Y;

reg [0:3] Y;

always @(*)

case ({en,W})

3’b100: Y = 4’b1000;

3’b101: Y = 4’b0100;

3’b110: Y = 4’b0010;

3’b111: Y = 4’b0001;

default: Y = 4’b0000;

endcase

endmodule

****************************************************

module decoder_2to4(Y3, Y2, Y1, Y0, A, B, en);

output Y3, Y2, Y1, Y0;

input A, B;

input en;

reg Y3, Y2, Y1, Y0;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

always @(A or B or en)

begin

if (en == 1'b1)

case ( {A,B} )

2'b00: {Y3,Y2,Y1,Y0} = 4'b1110;

2'b01: {Y3,Y2,Y1,Y0} = 4'b1101;

2'b10: {Y3,Y2,Y1,Y0} = 4'b1011;

2'b11: {Y3,Y2,Y1,Y0} = 4'b0111;

default: {Y3,Y2,Y1,Y0} = 4'bxxxx;

endcase

if (en == 0)

{Y3,Y2,Y1,Y0} = 4'b1111;

end

endmodule

//***************test bench********************

module Test_decoder_2to4;

wire Y3, Y2, Y1, Y0;

reg A, B;

reg en;

// Instantiate the Decoder (named DUT {device under test})

decoder_2to4 DUT(Y3, Y2, Y1, Y0, A, B, en);

initial begin

$timeformat(-9, 1, " ns", 6); #1;

A = 1'b0; // time = 0

B = 1'b0;

en = 1'b0;

#9;

en = 1'b1; // time = 10

#10;

A = 1'b0;

B = 1'b1; // time = 20

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

#10;

A = 1'b1;

B = 1'b0; // time = 30

#10;

A = 1'b1;

B = 1'b1; // time = 40

#5;

en = 1'b0; // time = 45

#5;

end

always @(A or B or en)

#1 $display("t=%t",$time," en=%b",en," A=%b",A," B=%b",B,"

Y=%b%b%b%b",Y3,Y2,Y1,Y0);

endmodule

******************************************

module decode24(q, a);

output[3:0] q;

input[1:0] a;

assign q = (4’b0001) << a;

endmodule

**********************************

module dec2to4(W, Y, En);

input [1:0] W;

input En;

output [0:3] Y;

reg [0:3] Y;

always @(*)

case ({en,W})

3’b100: Y = 4’b1000;

3’b101: Y = 4’b0100;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

3’b110: Y = 4’b0010;

3’b111: Y = 4’b0001;

default: Y = 4’b0000;

endcase

endmodule

3 TO 8 DECODER

module decoder(Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,A,B,C);

output Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7;

input A,B,C;

wire s0,s1,s2;

not (s0,A);

not (s1,B);

not (s2,C);

and (Q0,s0,s1,s2);

and (Q1,A,s1,s2);

and (Q2,s0,B,s2);

and (Q3,A,B,s2);

and (Q4,s0,s1,C);

and (Q5,A,s1,C);

and (Q6,s0,B,C);

and (Q7,A,B,C);

endmodule

//*****TESTBENCH*******//

module stimulus;

// Set up variables

reg A, B, C;

// Instantiate the decoder.

decoder FF(Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7,A,B,C);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

// Setup the monitoring for the signal values

initial

begin

$monitor($time,"C=%b, =%b,A=%b ,Q=%b%b%b%b%b%b%b%b\n",

C,B,A,Q0,Q1,Q2,Q3,Q4,Q5,Q6,Q7);

end

// Stimulate inputs

Initial begin

C=1'b0; B =1'b0; A = 1'b0;

#10 C =1'b0; B = 1'b0; A= 1'b1;

#10 C =1'b0; B = 1'b1; A= 1'b0;

#10 C =1'b0; B = 1'b1; A= 1'b1;

#10 C =1'b1; B = 1'b0; A= 1'b0;

#10 C =1'b1; B = 1'b0; A= 1'b1;

#10 C =1'b1; B = 1'b1; A= 1'b0;

#10 C =1'b1; B = 1'b1; A= 1'b1;

end

endmodule

**********************************************************

module decoder_3to8(Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0, A, B, C, en);

output Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0;

input A, B, C;

input en;

assign {Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0} = ( {en,A,B,C} == 4'b1000) ? 8'b1111_1110 :

( {en,A,B,C} == 4'b1001) ? 8'b1111_1101 :

( {en,A,B,C} == 4'b1010) ? 8'b1111_1011 :

( {en,A,B,C} == 4'b1011) ? 8'b1111_0111 :

( {en,A,B,C} == 4'b1100) ? 8'b1110_1111 :

( {en,A,B,C} == 4'b1101) ? 8'b1101_1111 :

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

( {en,A,B,C} == 4'b1110) ? 8'b1011_1111 :

( {en,A,B,C} == 4'b1111) ? 8'b0111_1111 :

8'b1111_1111;

Endmodule

//TESTBENCH

module Test_decoder_3to8;

wire Y7, Y6, Y5, Y4, Y3, Y2, Y1, Y0;

reg A, B, C;

reg en;

// Instantiate the Decoder (named DUT {device under test})

decoder_3to8 DUT(Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0, A, B, C, en);

initial begin

$timeformat(-9, 1, " ns", 6); #1;

A = 1'b0; // time = 0

B = 1'b0;

C = 1'b0;

en = 1'b0;

#9;

en = 1'b1; // time = 10

#10;

A = 1'b0;

B = 1'b1;

C = 1'b0; // time = 20

#10;

A = 1'b1;

B = 1'b0;

C = 1'b0; // time = 30

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

#10;

A = 1'b1;

B = 1'b1;

C = 1'b0; // time = 40

#5;

en = 1'b0; // time = 45

#5;

end

always @(A or B or C or en)

$display("t=%t en=%b ABC=%b%b%b Y=%b%b%b%b%b%b%b%b",

$time,en,A,B,C,Y7,Y6,Y5,Y4,Y3,Y2,Y1,Y0);

Endmodule

********************************************************

module decoder (in,out);

input [2:0] in;

output [7:0] out;

wire [7:0] out;

assign out = (in == 3'b000 ) ? 8'b0000_0001 :

(in == 3'b001 ) ? 8'b0000_0010 :

(in == 3'b010 ) ? 8'b0000_0100 :

(in == 3'b011 ) ? 8'b0000_1000 :

(in == 3'b100 ) ? 8'b0001_0000 :

(in == 3'b101 ) ? 8'b0010_0000 :

(in == 3'b110 ) ? 8'b0100_0000 :

(in == 3'b111 ) ? 8'b1000_0000 : 8'h00;

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

********************************************************

module decoder_always (in,out);

input [2:0] in;

output [7:0] out;

reg [7:0] out;

always @ (in)

begin

out = 0;

case (in)

3'b001 : out = 8'b0000_0001;

3'b010 : out = 8'b0000_0010;

3'b011 : out = 8'b0000_0100;

3'b100 : out = 8'b0000_1000;

3'b101 : out = 8'b0001_0000;

3'b110 : out = 8'b0100_0000;

3'b111 : out = 8'b1000_0000;

endcase

end

endmodule

//USING FOR LOOP

module Decode3To8For(yOut, aIn, enable);

output [7:0]yOut;

input [2:0]aIn;

input enable;

reg [7:0] yOut;

integer k;

always@(aIn or enable)

begin

if(enable == 1)

begin

for(k=0;k<8;k=k+1)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

begin

if(aIn == k)

yOut[k] = 0;

else

yOut[k] = 1;

end

end

end

endmodule

BCD decoder

This circuit has four binary inputs and ten binary outputs. The ith output is asserted if the

binary inputs are the binary number i, where 0 ≤ i ≤ 9. The inputs will never be a number greater

than 9 (or if they are, we don’t care what the output is).

module (X, Y);

input [3:0] X;

output [0:9] Y;

reg [0:9] Y;

always @(*) begin

Y = 0;

case (X)

0: Y[0] = 1;

1: Y[1] = 1;

2: Y[2] = 1;

3: Y[3] = 1;

4: Y[4] = 1;

5: Y[5] = 1;

6: Y[6] = 1;

7: Y[7] = 1;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

8: Y[8] = 1;

9: Y[9] = 1;

default: Y = ’bx;

endcase

end

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

EXPERIMENT -3

Design of 8-to-3 encoder (without and with parity) usingVerilog HDL

---------------------------------------------------------------------------------------------------------------------

Aim:

1. Perform Zero Delay Simulation of all the logic gates written in behavioral, dataflow and

structural modeling style in Verilog using a Test bench.


Apparatus required:



ii) Model Sim simulation tool or Xilinx ISE Simulator toolXilinx XST

iii) Synthesis tool or LeonardoSpectrum Synthesis Tool



v) JTAG cable

vi) Adator 5v/4A

THEORY:

An encoder is a digital circuit which performs the inverse of decoder.An encoder has 2^N input

lines and N output lines.In encoder the output lines genrate the binary code corresponding to

input value.The decimal to bcd encoder usually has 10 input lines and 4 ouput lines.The

decoder decimal data as an input for decoder an encoded bcd ouput is available at 4 output

lines.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Y2 = w7 + w6 + w5 + w4

Y1 = w7 + w6 + w3 + w2

Y0 = w7 + w5 + w3 + w1

Verilog program for 8x3 encoder:

module encoder (din, dout);

input [7:0] din; output [2:0] dout; reg [2:0] dout;

always @(din)

begin

if (din ==8'b00000001) dout=3'b000; else if (din==8'b00000010) dout=3'b001;

else if (din==8'b00000100) dout=3'b010; else if (din==8'b00001000) dout=3'b011; else if (din==8'b00010000) dout=3'b100; else if (din ==8'b00100000) dout=3'b101; else if (din==8'b01000000) dout=3'b110; else if (din==8'b10000000) dout=3'b111; else dout=3'bX;

end

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Priority Encoders

A priority encoder has n inputs and ⎡log2n⎤ outputs.

The output signals are a binary number such that its valueis the highest index value of all the

inputs that are 1.

� Example: 4-to-2 priority encoder:

y1 = w3’•w2 + w3

y2 = w3’•w2’•w1 + w3

z = w0 + w1 + w2 + w3

Priority encoder is a special type of encoder in which multiple bits at the input can be asserted.

The response at the output is however defined by the priority rule, defined previously. Priority

encoders have vast application in different client-server systems. In client-server systems

decision is made to grant a service based on the priority of any specific client.

Here is a verilog code for an 8:3 priority encoder. It grants the highest priority to the "most left

sided bit in the input word". For example in data word "00010101" the highest priority is carried

by the most left sided one, appearing at the fourth (counting from left side). So all the other bits

that come next to it will be discarded or in other words will not be taken into account. Verilog

implementation has been done using "casex" statement.

an 8-bit priority encoder. This circuit basically converts a one-hot encoding into a binary

representation. If input n is active, all lower inputs (n-1 .. 0) are ignored. Please read the

description of the 4:2 encoder for an explanation.

x7 x6 x5 x4 x3 x2 x1 x0 y2 y1 y0

----------------------------------

1 X X X X X X X 1 1 1

0 1 X X X X X X 1 1 0

0 0 1 X X X X X 1 0 1

0 0 0 1 X X X X 1 0 0

0 0 0 0 1 X X X 0 1 1

0 0 0 0 0 1 X X 0 1 0

0 0 0 0 0 0 1 X 0 0 1

0 0 0 0 0 0 0 X 0 0 0

module priority_encoder (code, valid_data, data);

output [2:0] code;

output valid data;

input [7:0] data;

reg [2:0] code;

assign valid_data= |data; // Use of "reduction or" operator

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

always @ (data)

begin

casex (data)

8'b1xxxxxxx : code=7;

8'b01xxxxxx : code=6;

8'b001xxxxx : code=5

8'b0001xxxx : code=4;

8'b00001xxx : code=3;

8'b000001xx : code=2;

8'b0000001x : code=1;

8'b00000001 : code=0;

dafault : code=3'bx;

endcase

endmodule

Verilog program for 4 x2 priority encoder

module priority (W, Y, z);

input [3:0] W;

output [1:0] Y;

output z;

reg [1:0] Y;

reg z;

always @(*)

begin

z = 1;

casex (W)

4’b1xxx: Y = 3;

4’b01xx: Y = 2;

4’b001x: Y = 1;

4’b0001: Y = 0;

default: begin

z = 0 ;

Y = 2’bxx;

end

endcase

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

end

endmodule

Verilog code for a 3-bit 1-of-9 Priority Encoder.

module priority (sel, code);

input [7:0] sel;

output [2:0] code;

reg [2:0] code;

always @(sel)

begin

if (sel[0])

code = 3’b000;

else if (sel[1])

code = 3’b001;

else if (sel[2])

code = 3’b010;

else if (sel[3])

code = 3’b011;

else if (sel[4])

code = 3’b100;

else if (sel[5])

code = 3’b101;

else if (sel[6])

code = 3’b110;

else if (sel[7])

code = 3’b111;

else

code = 3’bxxx;

end

endmodule

Pri-Encoder - Using if-else Statement -------------------------------------------------

module pri_encoder_using_if (

binary_out , // 4 bit binary output

encoder_in , // 16-bit input

enable // Enable for the encoder

);

output [3:0] binary_out ;

input enable ;

input [15:0] encoder_in ;

reg [3:0] binary_out ;

always @ (enable or encoder_in)

begin

binary_out = 0;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

if (enable) begin

if (encoder_in[0] == 1) begin

binary_out = 1;

end else if (encoder_in[1] == 1) begin

binary_out = 2;


binary_out = 3;


binary_out = 4;


binary_out = 5;


binary_out = 6;


binary_out = 7;


binary_out = 8;


binary_out = 9;


binary_out = 10;


binary_out = 11;


binary_out = 12;


binary_out = 13;


binary_out = 14;


binary_out = 15;

end

end

end

endmodule

Encoder - Using assign Statement

module pri_encoder_using_assign (

binary_out , // 4 bit binary output

encoder_in , // 16-bit input

enable // Enable for the encoder

);

output [3:0] binary_out ;

input enable ;

input [15:0] encoder_in ;

wire [3:0] binary_out ;

assign binary_out = ( ! enable) ? 0 : (

(encoder_in[0]) ? 0 :




www.jntuworld.com

www.jntuworld.com

www.jwjobs.net







(encoder_in[10]) ? 10 :

(encoder_in[11]) ? 11 :

(encoder_in[12]) ? 12 :

(encoder_in[13]) ? 13 :

(encoder_in[14]) ? 14 : 15);

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

EXPERIMENT -4

Design of multiplexer usingVerilog HDL

---------------------------------------------------------------------------------------------------------------------

Aim:

3. Perform Zero Delay Simulation of multiplexerin Verilog using a Test bench.


Apparatus required:


vii) Xilinx Spartan 3E FPGA +CPLD Board

viii) Model Sim simulation tool or Xilinx ISE Simulator toolXilinx XST

ix) Synthesis tool or LeonardoSpectrum Synthesis Tool

x) Xilinx Project Navigator 13.2 (Includes all the steps in the design flow


xi) JTAG cable

xii) Adator 5v/4A

Block Diagram:

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Verilog program for 2x1 multiplexer:

module mux2to1 (w0, w1, s, f);

input w0, w1, s;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

output f;

assign f = s ? w1: w0;

endmodule

*****************************

module mux21(q, sel, a, b);

input sel, a, b;

output q;

assign q = (~sel & a) | (sel & b);

endmodule

******************************


input sel, a, b;

output q;

assign q = sel ? b : a;

endmodule

*************************


wire[3:0] a, b, q;

wire sel;

assign q = sel ? b: a;

endmodule

*****************************

module mux_2to1(Y, A, B, sel);

output [15:0] Y;

input [15:0] A, B;

input sel;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

reg [15:0] Y;

always @(A or B or sel)

if (sel == 1'b0)

Y = A;

else

Y = B;

endmodule

**********************************

module mux2(out,i0,i1,s0);

output out;

input i0,i1,s0;

//internal wires

wire sbar,y1,y2;

not g1(sbar,s0);

and g2(y1,i0,sbar);

and g3(y2,i1,s0);

or g4(out,y1,y2);

endmodule

//test bench

module text_mux2;

reg i0,i1;

reg s0;

wire out;

mux2 mymux(out,i0,i1,s0);

initial

$monitor($time,"s0=%b,i0=%b,i1=%b,out=%b\n",s0,i0,i1,out);

initial

begin

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

s0=0;i0=0;i1=0;

#50 s0=0;i0=0;i1=1;

#50 s0=1;i0=0;i1=1;

#50 s0=0;i0=1;i1=0;

#50 s0=1;i0=1;i1=0;

end

endmodule


input sel;

input[15:0] a, b;

output[15:0] q;


endmodule

*******************

module mux21n(q, sel, a, b);

parameter WID = 16;

input sel;

input[WID-1:0] a, b;

output[WID-1:0] q;


endmodule

4 X 1 MULTIPLEXER

module mux4to1 (w0, w1, w2, w3, S, f);

input w0, w1, w2, w3;

input [1:0] S;

output f;

assign f = S[1] ? (S[0] ? w3 : w2) : (S[0] ? w1 : w0);

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

********************************

module mux4to1 (W, S, f);

input [0:3] W;

input [1:0] S;

output f;

reg f;

always @(*)

if (S == 0)

f = W[0];

else if (S == 1)

f = W[1];

else if (S == 2)

f = W[2];

else if (S == 3)

f = W[3];

endmodule

module mux4_to_1 (out, i0, i1, i2, i3, s1, s0);

// Port declarations from the I/O diagram

output out;

input i0, i1, i2, i3;

input s1, s0;

// Internal wire declarations

wire s1n, s0n;

wire y0, y1, y2, y3;

// Gate instantiations

not (s1n, s1);

not (s0n, s0);

and (y0, i0, s1n, s0n);

and (y1, i1, s1n, s0);

and (y2, i2, s1, s0n);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

and (y3, i3, s1, s0);

or (out, y0, y1, y2, y3);

endmodule

/////TEST BENCH

module stimulus;

// Declare variables to be connected to inputs

reg IN0, IN1, IN2, IN3;

reg S1, S0;

// Declare output wire

wire OUTPUT;

// Instantiate the multiplexer

mux4_to_1 mymux(OUTPUT, IN0, IN1, IN2, IN3, S1, S0);

// Stimulate the inputs

initial

begin

IN0 = 1; IN1 = 0; IN2 = 1; IN3 = 0;

#1 $display("IN0= %b, IN1= %b, IN2= %b, IN3= %b\n",IN0,IN1,IN2,IN3);

S1 = 0; S0 = 0;

#50 $display("S1 = %b, S0 = %b, OUTPUT = %b \n", S1, S0, OUTPUT);

S1 = 0; S0 = 1;


S1 = 1; S0 = 0;


S1 = 1; S0 = 1;


end

endmodule

****************************************

module mux41(q, sel, a, b, c, d);

parameter WID=16;

input[1:0] sel;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

input[WID-1:0] a, b, c, d;

output[WID-1:0] q;

assign q = (sel==2'b00) ? a:(sel==1) ? b:(sel==2’b10) ? c:d;

endmodule

****************************************

module mux41n(q, sel, a, b, c, d);

parameter WID=16;

input[1:0] sel;

input[WID-1:0] a, b, c, d;

output[WID-1:0] q;

wire[WID-1:0] tmp1, tmp2;

mux21n #(WID) M0(tmp1, sel[0], a, b);

mux21n #(WID) M1(tmp2, sel[0], c, d);

mux21n #(WID) M2(q, sel[1], tmp1, tmp2);

endmodule

module mux_4to1(Y, A, B, C, D, sel);

output [15:0] Y;

input [15:0] A, B, C, D;

input [1:0] sel;

reg [15:0] Y;

always @(A or B or C or D or sel)

case ( sel )

2'b00: Y = A;

2'b01: Y = B;

2'b10: Y = C;

2'b11: Y = D;

default: Y = 16'hxxxx;

endcase

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

////////TEST BENCH

module Test_mux_4to1;

wire [15:0] MuxOut; //use wire data type for outputs from instantiated module

reg [15:0] A, B, C, D; //use reg data type for all inputs

reg [1:0] sel; // to the instantiated module

reg clk; //to be used for timing of WHEN to change input values

// Instantiate the MUX (named DUT {device under test})

mux_4to1 DUT(MuxOut, A, B, C, D, sel);

//This block generates a clock pulse with a 20 ns period

always

#10 clk = ~clk;

//This initial block will provide values for the inputs

// of the mux so that both inputs/outputs can be displayed

initial begin

$timeformat(-9, 1, " ns", 6);

clk = 1’b0; // time = 0

A = 16'hAAAA; B = 16'h5555; C = 16'h00FF; D = 16'hFF00; sel = 2'b00;

@(negedge clk) //will wait for next negative edge of the clock (t=20)

A = 16'h0000;


sel = 2'b01;


B = 16'hFFFF;


sel = 2'b10;

A = 16'hA5A5;


sel = 2'b00;


$finish; // to shut down the simulation

end //initial

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

// this block is sensitive to changes on ANY of the inputs and will

// then display both the inputs and corresponding output

always @(A or B or C or D or sel)

#1 $display("At t=%t / sel=%b A=%h B=%h C=%h D=%h / MuxOut=%h",

$time, sel, A, B, C, D, MuxOut);

endmodule

16 x 1 MULTIPLEXER

module mux16to1 (W, S, f, M);

input [0:15] W;

input [3:0] S;

output f;

output [3:0] M;

wire [0:3] M;

mux4to1 Mux1 (W[0:3], S[1:0], M[0]);

mux4to1 Mux2 (W[4:7], S[1:0], M[1]);

mux4to1 Mux3 (W[8:11], S[1:0], M[2]);

mux4to1 Mux4 (W[12:15], S[1:0], M[3]);

mux4to1 Mux5 (M[0:3], S[3:2], f);

endmodule

*********************************************

module mux_16to1(Y, In, sel);

output Y;

input [15:0] In;

input [3:0] sel;

wire lo8, hi8, out1;

// Instantiate the 8-to-1 muxes and the 2-to-1 mux

mux_8to1 mux_lo (lo8, In[7:0], sel[2:0]);

mux_8to1 mux_hi (hi8, In[15:8], sel[2:0]);

mux_2to1 mux_out (out1, lo8, hi8, sel[3]);

// equate the wire out of the 2-to-1 with

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

// the actual output (Y) of the 16-to-1 mux

assign Y = out1;

endmodule

module Test_mux_16to1;

wire MuxOut;

reg [15:0] In;

reg [3:0] sel;

// Instantiate the MUX (named DUT {device under test})

mux_16to1 DUT(MuxOut, In, sel);

initial begin


$monitor("At t=%t sel=%b In=%b_%b MuxOut=%b",$time,sel,In[15:8],In[7:0],MuxOut);

In = 16'b1100_0011_1011_0100; // time = 0

sel = 4'b0000;

#10;

sel = 4'b0001; // time = 10

#10;

sel = 4'b0010; // time = 20

#10;

sel = 4'b0011; // time = 30

#10;

In = 16'b1100_0011_1011_1111;

sel = 4'b0100; // time = 40

#10;

sel = 4'b0101; // time = 50

#10;

sel = 4'b0110; // time = 60

#10;

sel = 4'b0111; // time = 70

#10;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

In = 16'b1100_0011_1111_1111; // time = 80

sel = 4'b1000;

#10;

sel = 4'b1001; // time = 90

#10;

sel = 4'b1010; // time = 100

#10;

sel = 4'b1011; // time = 110

#10;

In = 16'b1100_1111_1111_1111;

sel = 4'b1100; // time = 120

#10;

sel = 4'b1101; // time = 130

#10;

sel = 4'b1110; // time = 140

#10;

sel = 4'b1111; // time = 150

#5;

$finish;

end

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Demultiplexor

A demultiplexor is the converse of a multiplexor. It takes one input and directs it to any of N

inputs, based on the number specified in the select lines. It could be captured either using

procedural code or continuous assignment. Both of the following statements describe identical

behavior.

VERILOG PROGRAM:

module (in1, sel, out2);

input [1:0] in1;

input [2:0] sel;

output [13:0] out2;

reg [15:0] out2;

integer I;

always@(in1 or sel)

begin

out2 = 14’h0; /* default = 00 */

for (I=0; I<=7; I=I+1)

if (I == sel)

begin

out2[I] = in1[0];

out2[I+1] = in1[1];

end

end

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

endmodule

/*----------------------------*/

module (in1, sel, out2);

input [1:0] in1;

input [2:0] sel;

output [15:0] out2;

reg [7:0] select;

/* address decoder */

always@(sel)

case (sel)

3’b000 : select = 8’b00000001;

3’b001 : select = 8’b00000010;

3’b010 : select = 8’b00000100;

3’b011 : select = 8’b00001000;

3’b100 : select = 8’b00010000;

3’b101 : select = 8’b00100000;

3’b110 : select = 8’b01000000;

3’b111 : select = 8’b10000000;

endcase

assign out2[1:0] = in1 & select[0];








endmodule

VERilog code for 1-bit fill adder:

//define a 1bit fulladder

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

module fulladd(sum, c_out, a, b, c_in);

output sum, c_out;

input a, b, c_in;

wire s1, c1, c2;

xor (s1, a, b);

and (c1, a, b);

xor (sum, s1, c_in);

and (c2, s1, c_in);

or (c_out, c2, c1);

endmodule

module stimulus;

//declare variables to be connected

reg A, B;

reg C_IN;

wire SUM;

wire C_OUT;

// Instantiate the 4-bit full adder. call it

FA1_4

fulladd FA1(SUM, C_OUT, A, B, C_IN);

// Setup the monitoring for the signal values

initial

begin

$monitor($time," A= %b, B=%b, C_IN= %b,

C_OUT=%b,SUM= %b\n",A,B,C_IN,C_OUT,SUM);

end

initial

begin

A = 4'd0; B = 4'd0; C_IN = 1'b0;

#50 A = 4'b0; B = 4'b0;C_IN=1'b1;

#50 A = 4'b0; B = 4'b1;C_IN=1'b0;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

#50 A = 4'b0; B = 4'b1;C_IN=1'b1;

#50 A = 4'b1; B = 4'b0;C_IN=1'b0;

#50 A = 4'b1; B = 4'b0;C_IN=1'b1;

#50 A = 4'b1; B = 4'b1;C_IN=1'b1;

end

endmodule

//define a 4-bit full adder

module fulladd4(sum, c_out, a, b, c_in);

//i/o port declaration

output [3:0] sum;

output c_out;

input[3:0] a, b;

input c_in;

//internal net

wire c1, c2, c3;

fulladd fa0(sum[0], c1, a[0], b[0], c_in);

fulladd fa1(sum[1], c2, a[1], b[1], c1);

fulladd fa2(sum[2], c3, a[2], b[2], c2);

fulladd fa3(sum[3], c_out, a[3], b[3], c3);

endmodule

define the stimulus module

module stimulus;

//declare variables to be connected

reg [3:0] A, B;

reg C_IN;

wire [3:0] SUM;

wire C_OUT;

fulladd4 FA1_4(SUM, C_OUT, A, B, C_IN);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

verilog code for dff

module dff(clk, d, q);

input clk, d;

output reg q;

always @(posedge clk)

q <= d;

endmodule

module DFFAsyncClr(D, clk, resetn, Q, presetn);

input D, clk, resetn, presetn;

output Q;

reg Q;

always@(posedge clk or negedge resetn or negedge presetn)

if(!resetn)

Q <= 0;

else if(!presetn)

Q <= 1;

else

Q <= D;

endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

module Reg32(Q, D, clk, reset_);

//*********************************************************

output [31:0] Q;

input [31:0] D;

input clk, reset_;

reg [31:0] Q;

always @(posedge clk or negedge reset)

if (!reset_)

Q <= 32'b0;

else

Q <= D;

Endmodule

module Test_Reg1;

//*********************************************************

wire [31:0] OutReg;

reg [31:0] Din;

reg clk, reset_;

// Instantiate Reg32 (named DUT {device under test})

Reg32 DUT(OutReg, Din, clk, reset_);

initial begin


clk = 1’b0;

reset_ = 1’b1; // deassert reset t=0

#3 reset_ = 1’b0; // assert reset t=3

#4 reset_ = 1’b1; // deassert reset t=7


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Din = 32'hAAAA5555;


Din = 32'h5F5F0A0A;


Din = 32'hFEDCBA98;


reset_ = 1’b0;


reset_ = 1’b1;


Din = 32'h76543210;


$finish; // to kill the simulation

end

// This block generates a clock pulse with a 20 ns period.

// Rising edges at 10, 30, 50, 70 .... Falling edges at 20, 40, 60, 80 ....

always

#10 clk = ~ clk;

// this block is sensitive to changes on clk or reset and will

// then display both the inputs and corresponding output

always @(posedge clk or reset_)

#1 $display("At t=%t / Din=%h OutReg=%h" ,

$time, Din, OutReg);

Endmodule

Verilog program for seven segment

module SevSegCase(aIn, sOut);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

input [3:0]aIn;

output [6:0]sOut;

reg [6:0]sOut;

always @(aIn)

begin

case (aIn)

// abcdefg

4'b0000:sOut = 7'b0000001; //0

4'b0001:sOut = 7'b1001111; //1

4'b0010:sOut = 7'b0010010; //2

4'b0011:sOut = 7'b0000110; //3

4'b0100:sOut = 7'b1001100; //4

4'b0101:sOut = 7'b0100100; //5

4'b0110:sOut = 7'b0100000; //6

4'b0111:sOut = 7'b0001111; //7

4'b1000:sOut = 7'b0000000; //8

4'b1001:sOut = 7'b0001100; //9

4'b1010:sOut = 7'b0001000; //A

4'b1011:sOut = 7'b1000010; //B

4'b1100:sOut = 7'b0000111; //C

4'b1101:sOut = 7'b0000001; //D

4'b1110:sOut = 7'b0110000; //E

4'b1111:sOut = 7'b0000110; //F

endcase

end endmodule

jk ff:

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

module jkff(J, K, clk, Q);

input J, K, clk;

output Q;

reg Q;

reg Qm;


if(J == 1 && K == 0)

Qm <= 1;

else if(J == 0 && K == 1)

Qm <= 0;

else if(J == 1 && K == 1)

Qm <= ~Qm;

//

always @(negedge clk)

Q <= Qm;

endmodule

//n-bit parallel in/parallel out

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

// register with tri-state out.

module RegnBit(dIn, dOut, clk, enable);

parameter n = 8;

input [n-1:0]dIn;

input clk, enable;

output [n-1:0] dOut;

reg [n-1:0] dOut;

reg [n-1:0] state;

always @(enable)

begin

if(enable)

dOut = state; //data to out

else

dOut = n'bz; //tri-state out

end


state <= dIn;

endmodule




parameter n = 8;

input [n-1:0]dIn;

input clk, enable;


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

reg [n-1:0] dOut;

reg [n-1:0] state;

always @(enable)

begin

if(enable)


else


end


state <= dIn;

endmodule




parameter n = 8;

input [n-1:0]dIn;

input clk, enable;


reg [n-1:0] dOut;

reg [n-1:0] state;

always @(enable)

begin

if(enable)


else


end


state <= dIn;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

endmodule




parameter n = 8;

input [n-1:0]dIn;

input clk, enable;


reg [n-1:0] dOut;

reg [n-1:0] state;

always @(enable)

begin

if(enable)


else


end


state <= dIn;

endmodule

//CntSeq.v

//Sequence counter

module CntSeq(clk, reset, state);

parameter n = 4;

input clk, reset;

output [n-1:0]state;

reg [n-1:0]state;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

//


if(reset)

state = 0;

else

begin

case (state)

4'b0000:state = 4'b0001; //0 -> 1

4'b0001:state = 4'b0010; //1 -> 2

4'b0010:state = 4'b0100; //2 -> 4

4'b0100:state = 4'b1001; //4 -> 9

4'b1001:state = 4'b1010; //9 -> 10

4'b1010:state = 4'b0101; //10-> 5

4'b0101:state = 4'b0110; //5 -> 6

4'b0110:state = 4'b1000; //6 -> 8

4'b1000:state = 4'b0111; //8 -> 7

default:state = 4'b0000;

endcase

end

endmodule

Figure 14

A case statement is used to implement a sequence counter

//ShiftMultiple

//This file uses multiple modules for dual shift registers

// of differing lengths

module ShiftMultiple(sIn, sOut, clk);

input [2:0] sIn;

input clk;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

output [2:0]sOut;

Shiftn Shift4 (clk, sIn[0], sOut[0]); //defaults to n = 4

Shiftn Shift6(clk, sIn[1], sOut[1]);

defparam Shift6.n = 6; //resets n to 6

Shiftn Shift12(clk, sIn[2], sOut[2]);

defparam Shift12.n = 12; //resets n to 12

endmodule

//

//Shiftn

//n-bit shift register serial in serial out

module Shiftn(clk, sIn, sOut);

parameter n = 4; //number of stages

input sIn, clk;

output sOut;

reg sOut;

reg [n-1:0]state;

always @(posedge clk) // sIn -> [0|1|...|n-1] -> sOut

begin

sOut <= state[n-1];

state <= {state[n-2:0], sIn};

end

endmodule

module fundecode(aIn, yOut, enable);

input [1:0] aIn;

input enable;

output [3:0]yOut;

reg [3:0] yOut;

//

function [3:0]FindOutput;

input [1:0]xIn;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

if(~xIn[1] && ~xIn[0]) FindOutput = 4'b0111;

if(~xIn[1] && xIn[0]) FindOutput = 4'b1011;

if(xIn[1] && ~xIn[0]) FindOutput = 4'b1101;

if(xIn[1] && xIn[0]) FindOutput = 4'b1110;

endfunction

//


begin

if(enable == 1)

begin

yOut = FindOutput(aIn);

end

else

yOut = 4'b1111;

end

endmodule

module taskdecode(aIn, yOut, enable);

input [1:0] aIn;

input enable;

output [3:0]yOut;

reg [3:0] yOut;

//

task FindOutput;

input [1:0]xIn;

output [3:0] tOut

if(~xIn[1] && ~xIn[0]) tOut = 4'b0111;

if(~xIn[1] && xIn[0]) tOut = 4'b1011;

if(xIn[1] && ~xIn[0]) tOut = 4'b1101;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

if(xIn[1] && xIn[0]) tOut = 4'b1110;

endtask

//


begin

if(enable == 1)

begin

FindOutput(aIn, yOut);

end

else

yOut = 4'b1111;

end

endmodule

module flif_flop (clk,reset, q, d);

2 input clk, reset, d;

3 output q;

4 reg q;

5

6 always @ (posedge clk )

7 begin

8 if (reset == 1) begin

9 q <= 0;

10 end else begin

11 q <= d;

12 end

13 end

14

15 endmodule

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Starting the ISE Software :

For Windows users, start ISE from the Start menu by selecting:

Start Programs Xilinx ISE 7

Project Navigator

The ISE Project Navigator opens. The Project Navigator lets you manage the sources and

processes in your ISE project. All of the tasks in the Quick Start Tutorial are managed

from with in Project Navigator.

Stopping and Restarting a Session

At any point during this tutorial you can stop your session and continue at a later time.

To stop the session: Save all source files you have opened in other applications.

Exit the software (ISE and other applications).

The current status of the ISE project is maintained when exiting the

software.

To restart your session, start the ISE software again. ISE displays the contents

and state of your project with the last saved changes.

Accessing Help

At any time during the tutorial, you can access online help for additional information

about a variety of topics and procedures in the ISE software as well as related tools.

To open Help you may do either of the following:

1. Press to view Help for the specific tool or function that you have selected or

highlighted.-->F1

2. Launch the ISE Help Contents from the Help menu. It contains information about

creating and maintaining your complete design flow in ISE.

Creating a New Project in ISE

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

In this section, you will create a new ISE project. A project is a collection of all files

necessary to create and to download a design to a selected FPGA or CPLD device.

To create a new project for this tutorial:

1.

Select

. The New Project Wizard appears.

File > New Project

2.

First, enter a location (directory path) for the new project.

3.

Type tutorial in the Project Name field. When you type tutorial in the Project Name

field, a tutorial subdirectory is created automatically in the directory path you selected.

4.

Select from the Top-Level Module Type list, indicating that the top-level file in your

HDL project will be HDL, rather than Schematic or EDIF.

5.

Click

Next

to move to the project properties page.

6.

Fill in the properties in the table as shown below

Device Family:

CoolRunner XPLA3 CPLDs

Device: xcr3128xl

Package: TQ144

Speed Grade: 7

Top-Level Module Type: HDL

Synthesis Tool: XST (VHDL/Verilog)

Simulator: ModelSim

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Generated Simulation Language: or , depending on the language you want

VHDL

Verilog

to use when running behavioral simulation.

When the table is complete, your project properties should look like the following:

7.

Click Next to proceed to the Create New Source window in the New Project Wizard. At

the end of the next section, your new project will be created.

Creating an HDL Source

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

In this section, you will create a top-level HDL file for your design. Determine the

language that you wish to use for the tutorial. Then, continue either to the

"Creating a VHDL Source" section below.

This simple AND Gate design has two inputs: A and B. This design has one output called C

1. Click New Source in the New Project Wizard to add one new source to your project.

2. Select VHDL Module as the source type in the New Source dialog box.

3. Type in the file name andgate.

4. Verify that the Add to project checkbox is selected.

5. Click Next.

6. Define the ports for your VHDL source.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

In the Port Name column, type the port names on three separate rows: A, B and C.

In the Direction column, indicate whether each port is an input, output, or inout. For A and B,

select in from the list. For C, select out from the list.

7. Click Next in the Define VHDL Source dialog box.

8. Click Finish in the New Source Information dialog box to complete the new source file

template.

9. Click Next in the New Project Wizard.

10. Click Next again.

11. Click Finish in the New Project Information dialog box.

ISE creates and displays the new project in the Sources in Project window and adds the

andgate.vhd file to the project.

12. Double-click on the andgate.vhd file in the Sources in Project window to open the VHDL

file in the ISE Text Editor. The andgate.vhd file contains:

Header information.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Library declaration and use statements.

Entity declaration for the counter and an empty architecture statement.

13. In the header section, fill in the following fields:

Design Name: andgate.vhd

Project Name: andgate

Target Device: xcr3128xl- TQ144

Description: This is the top level HDL file for an up/down counter.

Dependencies: None

Note: It is good design practice to fill in the header section in all source files.

14. Below the

end process

statement, enter the following line:

C <= A and B;

15. Save the file by selecting File > Save.

Checking the Syntax of the New Counter Module

When the source files are complete, the next step is to check the syntax of the design. Syntax

errors and typos can be found using this step.

1. Select the counter design source in the ISE Sources window to display the related processes in

the Processes for Source window.

2. Click the "+" next to the Synthesize-XST process to expand the hierarchy.

3. Double-click the Check Syntax process.

When an ISE process completes, you will see a status indicator next to the process name.

If the process completed successfully, a green check mark appears.

If there were errors and the process failed, a red X appears.

A yellow exclamation point means that the process completed successfully, but some

warnings occurred.

An orange question mark means the process is out of date and should be run again.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

4. Look in the Cons ole tab of the Transcript window and read the output and status messages

produced by any process that you run.

Caution!

You must correct any errors found in your source files. If you continue without valid

syntax, you will not be able to simulate or synthesize your design.

Simulation

1. Double click Launch ModelSim Simulator in the Process View window.

2. Right Click 'a' to open a context menu.

3. Select Force or Clock to add the signal.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

4. Define the Clock or Force signal to load appropriate signal

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

5. Run the simulation by clicking the Run icon in the Main or Wave window toolbar.

6. Waveform can be observed in the wave window

7. Click the Run –All icon on the Main or Wave window toolbar. The simulation continues

running until you execute a break command.

8. Click the Break icon. The simulation stops running.

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

9. To restart the simulation, click the Restart icon to reload the design elements and reset the

simulation time to zero. The Restart dialog that appearsgives you options on what to retain

during the restart. Click the Restart button in the Restart dialog.

Assigning Pin Location

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

1. Double-click the Assign Package Pins process found in the User Constraints process group.

ISE runs the Synthesis and Translate steps and automatically creates a User Constraints File

(UCF). You will be prompted with the following message:

2. Click Yes to add the UCF file to your project. The counter.ucf file is added to your project

and is visible in the Sources in Project window. The Xilinx Constraints Editor opens

automatically.

3. Now the Xilinx Pinout and Area Constraints Editor (PACE) opens.

4. You can see your I/O Pins listed in the Design Object List window. Enter a pin location for

each pin in the Loc column as specified below:

A: p90

B: p91

C: p53

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

5. Click on the Package View tab at the bottom of the window to see the pins you just added.

Put your mouse over grid number to verify thepin assignment.

5. Select File _ Save. You are prompted to select the bus delimiter type based on the synthesis

tool you are using. Select XST Default <> and click OK.

6. Close PACE.

Creating Configuration Data

The final phase in the software flow is to generate a program file and configure the device.

Generating a Program File

The Program File is a encoded file that is the equivalent of the design in a form that can be

downloaded into the CPLD device.

1. Double Click the Generate Programming File process located near the bottom of the

Processes for Source window. The Program File is created. It is written into a file called

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

andgate.jed . This is the actual configuration data.

Configuring the Device

iMPACT is used to configure your FPGA or CPLD device. This is the last step in the design

process. This section provides simple instructions for configuring a Spartan-3 xc3s200 device

connected to your PC.

Note: Your board must be connected to your PC before proceeding. If the device on your board

does not matchthe device assigned to the project, you will get errors. Please refer to the iMPACT

Help for more information. To access the help, select Help > Help Topics.

To configure the device:

1. Click the "+" sign to expand the Generate Programming File processes.

2. Double-click the Configure Device (iMPACT) process. iMPACT opens and the Configure

Devices dialog box is displayed.

3. In the Configure Devices dialog box, verify that Boundary-Scan Mode is selected and click

Next.

4. Verify that Automatically connect to cable and identify Boundary-Scan chain is selected and

click

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Finish.

5. If you get a message saying that there was one device found, click OK to continue.

6. The iMPACT will now show the detected device, right click the device and select New

Configuration File.

7. The Assign New Configuration File dialog box appears. Assign a configuration file to each

device in the JTAG chain. Select the

andgate.jed

file and click Open.

8. Right-click on the counter device image, and select Program... to open the Program Options

dialog box.

9. Click OK to program the device. ISE programs the device and displays Programming

Succeeded if the operation was successful.

10. Close iMPACT without saving.

VHDL CODE FOR FULL AADDER DATAA FLOW:

Full Adder

A B C Ci S Co

0 0 0 0 0

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

EXXPRESSIONS:

0 0

1 1 0

0 1

0 1 0

B

Ci

S =

= A

0 1

1 0 1

B)Ci

+ AB

CO

O = (A

1 0

0 1 0

1 0

1 0 1

1 1

0 0 1

1 1

1 1 1

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Libraary IEEE;

use IEEE.STD_LOOGIC_1164.ALL;

use IEEE.STD_LOGIC_ARITH.ALL;

use IEEE.STD_LOGIC_UNSIGNED.ALL;

entity fa1 is

Port (

a,b,ci : in STD_LOGIC;

s,,co : out STD_LOGIC);

end fa1;

architecture Behavioral of fa1 is

begin

s<=a xor b xor ci;

co<=(a and b)or (b and ci)or (ci and a);

end Behavioral;

VHDL CODE FOR FULL ADDER BEHAVIORAL:

:

libraary IEEE;

use IEEE.STD_LOGIC_1164.ALL;



entity fa1 is

Port (

a,b,ci : in STD_LOGIC;

s,,co : out STDD_LOGIC);

end fa1;

archhitecture Behavioral of fa1 is

begin

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

process(a,b,ci)

begin

s<=a xor b xor ci;

co<=(a and b)or (b and ci)or (ci and a);

end process;

end Behavioral;

VHDL CODE FOR FULL ADDER STRUCTURAL:

library IEEE;




entity fa1 is

Port ( a,b,cin : in STD_LOGIC;

s,cout : out STD_LOGIC);

end fa1;

architecture struct of fa1 is

component and21

port(a,b:in std_logic; ---components, entity and architecture

c:out std_logic); --- must be declared separately

end component;

component xor21


--- must be declared separately

c:out std_logic);

end component;

component or31


d:out std_logic); --- must be declared separately

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

end component;

signal s1,s2,s3:std_logic;

begin

u1:xor21 port map(a,b,s1);

u2:xor21 port map(s1,cin,s);

u3:and21 port map(a,b,s2);

u4:and21 port map(s1,cin,s3);

u6:or31 port map(s2,s3,cout);

end struct;

VHDL CODE FOR MULTIPLEXER (8:1):

INPUTS SELECTLINES O/P

d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0) s(2) s(1) s(0) f

XX X X X X X 0 0 0 0 0

X X X X X X X 1 0 0 0 1

X X X X X X 0 X 0 0 1 0

X X X X X X 1 X 0 0 1 1

X X X X X 0 X X 0 1 0 0

X X X X X 1 X X 0 1 0 1

X X X X 0 X X X 0 1 1 0

X X X X 1 X X X 0 1 1 1

X X X 0 X X X X 1 0 0 0

X X X 1 X X X X 1 0 0 1

X X 0 X X X X X 1 0 1 0

X X 1 X X X X X 1 0 1 1

X 0 X X X X X X 1 1 0 0

X 1 X X X X X X 1 1 0 1

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

0 X X X X X X X 1 1 1 0

1 X X X X X X X 1 1 1 1

library IEEE;




entity mux1 is

Port ( d : in STD_LOGIC_VECTOR (7 downto 0);

s : in STD_LOGIC_VECTOR (2 downto 0);

f : out STD_LOGIC);

end mux1;

architecture Behavioral of mux1 is

begin

f<= d(0) when s="000" else

d(1) when s="001" else






d(7) when s="111";

end Behavioral;

VHDL CODE FOR Demultiplexer (1:8):

SELECT LINES I/P OUTPUT

s(2) s(1) s(0) f d(7) d(6) d(5) d(4) d(3) d(2) d(1) d(0)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

0 0 0 0 X X X X X X X 0

0 0 0 1 X X X X X X X 1

0 0 1 0 X X X X X X 0 X

0 0 1 1 X X X X X X 1 X

0 1 0 0 X X X X X 0 X X

0 1 0 1 X X X X X 1 X X

0 1 1 0 X X X X 0 X X X

0 1 1 1 X X X X 1 X X X

1 0 0 0 X X X 0 X X X X

1 0 0 1 X X X 1 X X X X

1 0 1 0 X X 0 X X X X X

1 0 1 1 X X 1 X X X X X

1 1 0 0 X 0 X X X X X X

1 1 0 1 X 1 X X X X X X

1 1 1 0 0 X X X X X X X

1 1 1 1 1 X X X X X X X

library IEEE;




entity dmux is

port(f:in std_logic;

s:in std_logic_vector(2 downto 0);

y:out std_logic_vector(7 downto 0));

end demux;

architectural behavioral of dmux is

begin

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

y(0)<=f when s="000"else'0';

y(1)<=f when s="001"else'0';

y(2)<=f when s="010"else'0';

y(3)<=f when s="011"else'0';

y(4)<=f when s="100"else'0';

y(5)<=f when s="101"else'0';

y(6)<=f when s="110"else'0';

y(7)<=f when s="111"else'0';

end behavioral;

VHDL CODE FOR ENCODER WITHOUT PRIORITY (8:3):

SELECT LINES OUTPUT

s(2) s(1) s(0) y(7) y(6) y(5) y(4) y(3) Y(2) y(1) y(0)

0 0 0 0 0 0 0 0 0 0 1

0 0 1 0 0 0 0 0 0 1 0

0 1 0 0 0 0 0 0 1 0 0

0 1 1 0 0 0 0 1 0 0 0

1 0 0 0 0 0 1 0 0 0 0

1 0 1 0 0 1 0 0 0 0 0

1 1 0 0 1 0 0 0 0 0 0

1 1 1 X X X X X X X X

library IEEE;




entity enco is

Port ( i : in STD_LOGIC_VECTOR (7 downto 0);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

y : out STD_LOGIC_VECTOR (2 downto 0));

end enco;

architecture Behavioral of enco is

begin

with i select

y<="000" when "00000001",

"001" when "00000010",

"010" when "00000100",

"011" when "00001000",

"100" when "00010000",

"101" when "00100000",

"110" when "01000000",

"111" when others;

end Behavioral;

VHDL CODE FOR ENCODER WITH PRIORITY (8:3):

SELECT LINES OUTPUT

s(2) s(1) s(0) y(7) y(6) y(5) y(4) y(3) y(2) y(1) y(0)

0 0 0 0 0 0 0 0 1 1 1

0 0 1 0 0 0 0 0 1 1 0

0 1 0 0 0 0 0 0 1 0 1

0 1 1 0 0 0 0 0 0 0 1

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

1 0 0 0 0 0 0 0 1 1 0

1 0 1 0- 0 0 0 0 0 1 0

1 1 0 0 0 0 0 0 1 0 0

1 1 1 X X X X X X X X

library IEEE;




entity enco1 is

Port ( i : in STD_LOGIC_VECTOR (7 downto 0);


end enco1;

architecture Behavioral of enco1 is

begin

with i select

y<="000" when "00000111",

"001" when "00000110",

"010" when "00000101",

"011" when "00000100",

"100" when "00000011",

"101" when "00000010",

"110" when "00000001",

"111" when others;

end Behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Department of E & C, SSIT, Tumkur.

Page 18

VHDL Lab Manual

7.

VHDL CODE FOR 3:8 DECODER:

SELECT LINES OUTPUT

s(2) s(1) s(0) y(7) y(6) y(5) y(4) y(3) y(2) y(1) y(0)

0 0 0 0 0 0 0 0 0 0 1

0 0 1 0 0 0 0 0 0 1 0

0 1 0 0 0 0 0 0 1 0 0

0 1 1 0 0 0 0 1 0 0 0

1 0 0 0 0 0 1 0 0 0 0

1 0 1 0 0 1 0 0 0 0 0

1 1 0 0 1 0 0 0 0 0 0

1 1 1 1 0 0 0 0 0 0 0

X X X 0 0 0 0 0 0 0 0

library IEEE;




entity dec1 is

Port ( s : in STD_LOGIC_VECTOR (2 downto 0);


end dec1;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

architecture Behavioral of dec1 is

begin

with sel select

y<="00000001" when "000",

"00000010" when "001",

"00000100" when "010",

"00001000" when "011",

"00010000" when "100",

"00100000" when "101",

"01000000" when "110",

"10000000" when "111",

"00000000" when others;

end Behavioral;


Page 19

VHDL Lab Manual

8.

VHDL CODE FOR 2-bit comparator:

A1 A0 B1 B0 Y1 (A > B) Y2 (A = B) Y3 (A < B)

0 0 0 0 0 1 0

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

0 0 0 1 0 0 1

0 0 1 0 0 0 1

0 0 1 1 0 0 1

0 1 0 0 1 0 0

0 1 0 1 0 1 0

0 1 1 0 0 0 1

0 1 1 1 0 0 1

1 0 0 0 1 0 0

1 0 0 1 1 0 0

1 0 1 0 0 1 0

1 0 1 1 0 0 1

1 1 0 0 1 0 0

1 1 0 1 1 0 0

1 1 1 0 1 0 0

1 1 1 1 0 1 0

library IEEE;




entity comp is

Port ( a,b : in STD_LOGIC_VECTOR (1 downto 0);


end comp;

architecture Behavioral of comp is

begin

y<= "100" when a>b else

"001" when a<b else

"010" when a=b;

end Behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

VHDL CODE FOR Binary to gray (USING EXOR GATES):

CIRCUIT DIAGRAM: EXPRESSIONS:

G(0)=B(0)

B(1)

G(1)=B(1)

B(2)

G(2)=B(2)

B(3)

G(3)=B(3)

Inputs Outputs

B (3) B (2) B (1) B (0) G (3) G (2) G (1) G (0)

0 0 0 0 0 0 0 0

0 0 0 1 0 0 0 1

0 0 1 0 0 0 1 1

0 0 1 1 0 0 1 0

0 1 0 0 0 1 1 0

0 1 0 1 0 1 1 1

0 1 1 0 0 1 0 1

0 1 1 1 0 1 0 0

1 0 0 0 1 1 0 0

1 0 0 1 1 1 0 1

1 0 1 0 1 1 1 1

1 0 1 1 1 1 1 0

1 1 0 0 1 0 1 0

1 1 0 1 1 0 1 1

1 1 1 0 1 0 0 1

1 1 1 1 1 0 0 0

library IEEE;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net




entity Binary_Gray is

port( b: in std_logic_vector(3 downto 0); --Binary Input

g: out std_logic_vector(3 downto 0)); --Gray Output

end binary_gray;

architecture behavioral of Binary_gray is

begin

b(3)<= g(3);

b(2)<= g(3) xor g(2);

b(1)<= g(2) xor g(1);

b(0)<= g(1) xor g(0);

end behavioral;

VHDL CODE FOR GRAY TO BINARY:

CIRCUIT DIAGRAM: EXPRESSIONS:

B(0)=G(0)

G(1)

G(2)

G(3)

B(1)=G(1)

G(2)

G(3)

B(2)=G(2)

G(3)

B(1)=G(3)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

INPUT OUTPUT

G(3) G(2) G(1) G(0) B (3) B (2) B (1) B (0)

0 0 0 0 0 0 0 0

0 0 0 1 0 0 0 1

0 0 1 1 0 0 1 0

0 0 1 0 0 0 1 1

0 1 1 0 0 1 0 0

0 1 1 1 0 1 0 1

0 1 0 1 0 1 1 0

0 1 0 0 0 1 1 1

1 1 0 0 1 0 0 0

1 1 0 1 1 0 0 1

1 1 1 1 1 0 1 0

1 1 1 0 1 0 1 1

1 0 1 0 1 1 0 0

1 0 1 1 1 1 0 1

1 0 0 1 1 1 1 0

1 0 0 0 1 1 1 1

library IEEE;




entity gb1 is

Port ( g : in STD_LOGIC_VECTOR (3 downto 0);

b : out STD_LOGIC_VECTOR (3 downto 0));

end gb1;

architecture Behavioral of gb1 is

begin

b(3)<= g(3);

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

b(2)<= g(3) xor g(2);

b(1)<= g(3) xor g(2) xor g(1);

b(0)<= g(3) xor g(2) xor g(1) xor g(0);

end behavioral;


Page 22

VHDL CODE FOR JK FLIP FLOP WITH ASYNCHRONOUS RESET: (Master Slave JK

Flip-Flop)

Reset J K Clock Qn+1

Status

Qn

+

1

1 X X X 0 1 Reset

0 0 0 Qn

No Change

Qn

0 0 1 0 1 Reset

0 1 0 1 0 Set

0 1 1

Qn Toggle

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Qn

library IEEE;




entity jkff1 is

Port ( j,k,clk,reset : in STD_LOGIC;

Q : inout STD_LOGIC);

end jkff1;

architecture Behavioral of jkff1 is

signal div:std_logic_vector(22 downto 0);

signal clkd:std_logic;

begin

process(clk)

begin

if rising_edge(clk)then

div<= div+1;

end if;

end process;

clkd<=div(22);

process(clkd,reset)

begin

if(reset='1')then

Q<= '0';

elsif(clkd'event and clkd='1')then

if(j='0' and k ='0')then

Q<= Q;

elsif(j='0' and k='1')then

Q<= '0';


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Q<= '1';


Q<= not Q;

end if;

end if;

end process;

end Behavioral;

VHDL CODE FOR T FLIP FLOP:

+

Qn

1

Clear T Clock Qn+1

Qn

1 0 0 0

Qn

0 1

Qn

library IEEE;




entity tff is

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Port ( t,clk,rst : in STD_LOGIC;

q : inout STD_LOGIC);

end tff;

architecture Behavioral of tff is



begin

process(clk)

begin


div<= div+1;

end if;

end process;

clkd<=div(20);

process(clkd,rst)

begin

if(rst='1')then

q<='0';

elsif (clkd'event and clkd='1' and t='1') then

q<= not q;

else q<=q;

end if;

end process;

end Behavioral;

VHDL CODE FOR D FLIP FLOP:

+

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Qn

1

Clear D Clock Qn+1

1 0 0 0 1

0 1 1 0

library IEEE;




entity dff is

Port ( d,res,clk : in STD_LOGIC;

q : out STD_LOGIC);

end dff;

architecture Behavioral of dff is

begin

process(clk)

begin

if (res ='1')then q<='0';

elsif clk'event and clk='1'

then q<=d;

end if;

end process;

end Behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

ASYNCHRON NOUS BINARRY UP COUNTER:

3-bit t Asynchrono ous up countter

Cloock QC

QB Q

QA

0

0 0

0 0

0

1

1 0

0 1

1

2

2 0

1 0

0

3

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

3 0

1 1

1

4

4 1

0 0

0

5

5 1

0 1

1

6

6 1

1 0

0

7

7 1

1 1

1

8

8 0

0 0

0

9

9 0

0 1

1

libraary IEEE;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net




entity asybin1 is

Port (

rs,clk : in STD_LOGIC;

q : inout STD__LOGIC_VECTOR (3 downto 0));

end asybin1;

architecture Behavioral of asybin1 is


signal temp:STD_LOGIC_VECTOR (3 downto 0);


begin

process(clk)

begin


div<= div+1;

end if;

end process;

clkd<=div(22);

proccess(clkd,rs)

begin

if(rs='1'))then temp<=(others=>'00');

--for down counnter

temp=>"1111";

elsif(clkdd='1' and clkd'event) then

temp<=t

temp+1;

--for down counter

temp<= temp-1;

q<= temp;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

end if;

end process;

end Behavioral;

SYNCHRONOOUS BINARYY UP COUNTER:

3-bit t Asynchronous up counter Clock

QC QB QAA

0

0 0

0 0

0

1

1 0

0 1

1

2

2 0

1 0

0

3

3 0

1 1

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

1

4

4 1

0 0

0

5

5 1

0 1

1

6

6 1

1 0

0

7

7 1

1 1

1

8

8 0

0 0

0

9

9 0

0 1

1

libraary IEEE;




www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

entity synbicount is

Port (

rs,clk : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 down to 0));

end synbicount;

architecture Behavioral of synbicount is


signal temp:STD_LOGIC_VECTOR (3 downto 0);


begiin

process(clk)

begin

if rising edge(clk)then

div<= div+1;

end if;

end

process;

clkd<=div(22);

process(clkd)

begin

if(clkd='1' and clkd'event) then

if(rs='1'))then temp<=(others=>'00'); ---for down counter

temp<="11111" ---for do own counter

else temp<=temp+1;

temp<= temp-1;

end if;

q<= temp;

end if;

end process;

end Behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

BCD UP COUNTER:

Clock QD QC QB QA

0 0 0 0 0

1 0 0 0 1

2 0 0 1 0

3 0 0 1 1

4 0 1 0 0

5 0 1 0 1

6 0 1 1 0

7 0 1 1 1

8 1 0 0 0

9 1 0 0 1

10 0 0 0 0

library IEEE;




entity bcdupcount is

Port ( clk,rst : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 downto 0));

end bcdupcount;

architecture Behavioral of bcdupcount is


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net


begin

process(clkd)

begin


div<= div+1;

end if;

end process;

clkd<=div(22);

process(clkd,rst)

begin

if rst='0' or q="1010" then

q<="0000";

elsif clkd'event and clkd='1' then

q<=q+1;

end if;

end process;

q<=q;

end Behavioral;

BCD DOWN COUNTER:

Clock QD QC QB QA

0 1 0 0 1

1 1 0 0 0

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

2 0 1 1 1

3 0 1 1 0

4 0 1 0 1

5 0 1 0 0

6 0 0 1 1

7 0 0 1 0

8 0 0 0 1

9 0 0 0 0

library IEEE;




entity bcddowncounter1 is

Port ( clk,rst : in STD_LOGIC;

q : inout STD_LOGIC_VECTOR (3 downto 0));

end bcddowncounter1;

architecture Behavioral of bcddowncounter1 is



begin

process(clkd)

begin


div<= div+1;

end if;

end process;

clkd<=div(22);

process(clkd,rst)

begin

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

if rst='0' or q="1111" then

q<="1001";

elsif clkd'event and clkd='1' then

q<=q-1;

end if;

end process;

q<=q;

end Behavioral;

VHDL CODE FOR DC MOTOR INTERFACE

Library ieee;

Use ieee.std_logic_1164.all;

Use ieee.std_logic_unsigned.all;

Use ieee.std_logic_arith.all;

Entity dcmotor is

Port (start,dir,clk:in std_logic;

pwm_out:out std_logic;

out_dc:out std_logic_vector(1 downto 0));

end dcmotor;

architecture dcmotor_a of dcmotor is

signal clk1:std_logic;

signal div:std_logic_vector (24 downto 0);

begin

process (clk,start)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

begin

if(start='0') then

div<="0000000000000000000000000";

elsif(clk' event and clk='1')then

div<=div+1;

end if;

clk1<=div(19);

end process;

process(clk1)

begin

if(clk1'event and clk='1')then

if start='0' then

out_dc<="00";

elsif start='1' and dir='1' then

out_dc<="10";

pwm_out<='1';

elsif start='1' and dir='0' then

out_dc<="01";

pwm_out<='1';

end if;

end if;

end process;

end dcmotor_a;

PIN ASSIGNMENT

XC3128TQ144 XC2S100TQ144-5

Connector Device pin Property Connector Device pin Property

128 Clk 18 Clk

P 18/6 6 Dir P 18/6 44 Dir

P 18/13 14 Out_dc(0) P 18/13 54 Out_dc(0)

P 18/14 15 Out_dc(1) P 18/14 56 Out_dc(1)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

P 18/11 11 Pwm_out P 18/11 50 Pwm_out

P 18/5 5 Start P 18/5 43 Start

VHDL CODE FOR STEPPER MOTOR INTERFACE

Library ieee;

lk<=dic(15);


process(lk,rst,clkwise)


begin


if(rst='1')then

entity stm_st is

state<=s0;

port (clk:in std_logic; rst:in std_logic;

elsif lk'event and lk='1' then

out_stm:out std_logic_vector(3 downto 0));

if clkwise='0' then

end stm_st;

case state is

architecture stm_st_a of stm_st is

when s0=>state<=s1;

type state_type is (s0,s1,s2,s3);

when s1=>state<=s2;

signal state:state_type;

when s2=>state<=s3;

signal div:st_logic_vector(20 downto 0);

when s3=>state<=s0;

signal lk,clkwise,start:std_logic;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

when others=>null;

begin

end case

process(clk,rst)

end if;

begin

end if;

if (rst='0') then

end process;

div<=(others=>'0');

with state select

elsif(clk'event and clk='1') then

out_stm<="0110" when s0,

div<=div+1;

"1010" when s1, "1001" when s2,

end if;

"0101" when s3;

end process;

End stm_st_a;

PIN ASSIGNMENT

XC3128TQ144 XC2S100TQ144-5


128 Clk 18 Clk

P 14/1 88 Dir P 18/5 43 Dir

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

P 15/1 132 Out_stm(0) P 18/21 62 Out_stm(0)

P 15/2 131 Out_stm(1) P 18/22 65 Out_stm(1)

P 15/3 121 Out_stm(2) P 18/19 60 Out_stm(2)

P 15/4 120 Out_stm(3) P 18/20 64 Out_stm(3)

125 Rst 86 Rst

VHDL CODE FOR SEVEN SEGMENT DISPLAY INTERFACE

Library ieee;




Entity mux_disp is

Port (clk:in std_logic ---4mhz

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Rst: in std_logic;

seg: out std_logic_vector(6 downto 0)

base: out std_logic_vector(3 downto 0));

end mux_disp;

architecture mux_disp_arch of mux_disp is

signal count : std_logic_vector(25 downto 0);

signal base_cnt: std_logic_vector(1 downto 0);

signal seg_cnt: std_logic_vector(3 downto 0);

begin

process(clk,rst)

begin

if rst = '1' then

count<=(others=>'0');

elsif

clk='1' and clk'event then

count<= + '1';

end if;

end process;

base_cnt<=count(12 downto11);

seg_cnt<=count(25 downto 22);

Base<= "1110" when base_cnt="00" else

"1101" when base_cnt="01" else



"1111";

Seg<= "0111111" when seg_cnt="0000" else ---0

"0000110" when seg_cnt="0001" else ---1

"1011011" when seg_cnt="0010" else ---2

"1001111" when seg_cnt="0011" else ---3

"1100110" when seg_cnt="0100" else ---4

"1101101" when seg_cnt="0101" else ---5

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

"1111101" when seg_cnt="0110" else ---6

"0000111" when seg_cnt="0111" else ---7

"1111111" when seg_cnt="1000" else ---8

"1100111" when seg_cnt="1001" else ---9

"1110111" when seg_cnt="1010" else ---A

"1111100" when seg_cnt="1011" else ---B

"0111001" when seg_cnt="1100" else ---C

"1011110" when seg_cnt="1101" else ---D

"1111001" when seg_cnt="1110" else ---E

"1110001" when seg_cnt="0000" else ---F

"0000000";

End mux_disp_arch;


Page 32

VHDL CODE FOR RELAY INTERFACE

Library ieee;




Entity relay is

Port (sw : in std_logic;

Rl1,led : out std_logic);

End realy;

Architecture behavioral of relay is

Begin

Rl1 <= ws;

Led <= sw;

End behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

PIN ASSIGNMENT

XC3128TQ144 XC2S100TQ144-5


P 18/3 41 Sw P 18/3 1 Sw

P 18/5 43 Rl1 P 18/5 5 Rl1

P 18/21 62 Led P 18/21 23 Led

VHDL CODE FOR MULTIPLEXER (4:1)(STRUCTURAL):

library IEEE;


www.jntuworld.com

www.jntuworld.com

www.jwjobs.net



entity mux is

Port ( i0,i1,i2,i3,s0,s1 : in STD_LOGIC;

y : out STD_LOGIC);

end mux;

architecture struct of mux is

component and1 ----components, entity and architecture

port (l,m,u:in std_logic;n:out std_logic); --- must be declared separately

end component;

component or1 ----components, entity and architecture

port (o,p,x,y:in std_logic;q:out std_logic); --- must be declared separately

end component;

component not1 ----components, entity and architecture

port (r:in std_logic;s:out std_logic); --- must be declared separately

end component;

signal s2,s3,s4,s5,s6,s7:std_logic;

begin

u1:and1 port map(i0,s2,s3,s4);




u5:not1 port map(s0,s2);

u6:not1 port map(s1,s3);

u7:or1 port map(s4,s5,s6,s7,y);

end struct;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

VHDL CODE

FOR BINARY

Y TO GRAY (

Structural):

library IE

EEE;

use IEEE

E.STD_LOGIC

C_1164.ALL;

use IEEE

E.STD_LOGIC

C_ARITH.ALL;

;

use IEEE

E.STD_LOGIC

C_UNSIGNED

.ALL;

entity bg is

Port ( b : in

STD_LOGIC_

_VECTOR (3 d

downto 0);

g : out STD_

_LOGIC_VECT

TOR (3 down

nto 0));

end bg;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

architec

cture struct o

of bg is

component

xor1 port(a,

b:in std_logi

ic; ----comp

ponents, ent

tity and arch

itecture

c:out std_log

gic);

--- must

t be declared

d separately

end compon

nent;

component

and1 port(d

,e:in std_log

gic; ----comp

ponents, ent

tity and arch

itecture

--- must

f:out std_log

gic);

t be declared

d separately

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

end compon

nent;

begin

u1:and1 por

rt map(b(3),b

b(3),g(3));

u2:xor1 port

t map(b(3),b

b(2),g(2));

u3:xor1 port

t map(b(2),b

b(1),g(1));

u4:xor1 port

t map(b(1),b

b(0),g(0));

end stru

uct;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

VHDL CODE

FOR GRAY T

TO BINARY (

Structural):

library IEEE;

use IEEE.STD

D_LOGIC_11

64.ALL;

use IEEE.STD

D_LOGIC_AR

RITH.ALL;

use IEEE.STD

D_LOGIC_UN

NSIGNED.ALL

L;

enti

ty gb is

Port

t ( g : in STD_

_LOGIC_VEC

CTOR (3 dow

nto 0);

b : o

out STD_LOG

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

GIC_VECTOR

R (3 downto 0

0));

end

gb;

architecture

e struct of gb

b is

----compone

com

mponent xor1

1 port(a,b:in

std_logic;

ents, entity a

and architect

ture

c:ou

ut std_logic);

--- must be d

declared sep

parately

end

component

;

com

mponent and

1 port(d,e:in

n std_logic;

----compone

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

ents, entity a

and architect

ture

--- must be d

f:ou

t std_logic);

declared sep

parately

end

component

;

com

mponent xor1

12 port(g,h,i:

:in std_logic;

; ----compon

ents, entity

and architec

cture

--- must be d

k:ou

ut std_logic);

;

declared sep

parately

end

component

;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

com

mponent xor1

13 port(l,m,n

n,o:in std_log

gic; ----comp

ponents, enti

ty and archit

tecture

p:ou

ut std_logic);

;

--- must be d

declared sep

parately

end

component

;

begin

u1:and1 por

rt map(g(3),g

g(3),b(3));

u2:xor1 port

t map(g(3),g

(2),b(2));

u3:xor12 po

ort map(g(3),

g(2),g(1),b(1

1));

u4:xor13 po

ort map(g(3),

g(2),g(1),g(0

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

0),b(0));

end struct;

Departm

ment of E & C,

SSIT, Tumku

ur.

Page 36

VHDL CODE FOR DECODER (Structural):

Y (0 )

Y (1 )

Y (2 )

Y (3 )

library IEEE;



www.jntuworld.com

www.jntuworld.com

www.jwjobs.net


entity dec is

Port ( a,b : in STD_LOGIC;

y: out STD_LOGIC_VECTOR (3 downto 0));

end dec;

architecture Behavioral of dec is

component and1 is ----components, entity and architecture

port(p,q:in std_logic;r:out std_logic); --- must be declared separately

end component;

component not1 is

----components, entity and architecture

port (d:in std_logic;e:out std_logic); --- must be declared separately

end component;

signal s1,s2:std_logic;

begin

u1:and1 port map(s1,s2,y(0));

u2:and1 port map(s1,b,y(1));

u3:and1 port map(a,s2,y(2));

u4:and1 port map (a,b,y(3));

u5:not1 port map(a,s1);

u6:not1 port map(b,s2);

end Behavioral;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net


Page 37

VHDL Lab Manual

26.

VHDL CODE FOR D FLIP FLOP (Structural):

library IEEE;




entity dff1 is

Port ( d,clk,pr,clr : in STD_LOGIC;

q,qn : inout STD_LOGIC);

end dff1;

architecture struct of dff1 is

component clkdiv is ----components, entity and architecture

port(clk:in std_logic;clk_d:out std_logic); --- must be declared separately

end component;

component nand1 is

port(a,b,c:in std_logic; ----components, entity and architecture


end component;

component nand12 is

port(x,y:in std_logic; ----components, entity and architecture

z:out std_logic); --- must be declared separately

end component;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

component nand13 is

port(e:in std_logic; ----components, entity and architecture

f:out std_logic); --- must be declared separately

end component;

signal s1,s2,s3,s4,s5,s6,s7,s8,s9:std_logic;

begin

u10:clkdiv port map(clk,s7);

u1:nand1 port map(d,s7,qn,s1);

u2:nand1 port map(s9,s7,q,s2);

u3:nand1 port map(pr,s1,s4,s3);

u4:nand1 port map(s2,clr,s3,s4);

u5:nand12 port map(s3,s8,s5);


u7:nand12 port map(s5,qn,q);

u8:nand12 port map(s6,q,qn);

u9:nand13 port map(s7,s8);

u11:nand13 port map(d,s9);

end struct;


Page 38

VHDL Lab Manual

27.

VHDL CODE FOR JK FLIP FLOP (Structural):

library IEEE;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net




entity jkff is

Port ( j,k,clk,pr,clr : in STD_LOGIC;


end jkff;

architecture struct of jkff is



end component;

component nand1 is ----components, entity and architecture

port(a,b,c:in std_logic; --- must be declared separately

d:out std_logic);

end component;

component nand12 is ----components, entity and architecture

port(x,y:in std_logic; --- must be declared separately

z:out std_logic);

end component;

component nand13 is



end component;

signal s1,s2,s3,s4,s5,s6,s7,s8:std_logic;

begin


u1:nand1 port map(j,qn,s7,s1);

u2:nand1 port map(k,s7,q,s2);




www.jntuworld.com

www.jntuworld.com

www.jwjobs.net





end struct;

VHDL CODE FOR T FLIP FLOP (Structural):

library IEEE;




entity tff1 is

Port ( t,clk,pr,clr : in STD_LOGIC;


end tff1;

architecture struct of tff1 is



end component;

component nand1 is

port(a,b,c:in std_logic; ----components, entity and architecture


end component;

component nand12 is

port(x,y:in std_logic; ----components, entity and architecture

z:out std_logic); --- must be declared separately

end component;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

component nand13 is



end component;

signal s1,s2,s3,s4,s5,s6,s7,s8:std_logic;

begin


u1:nand1 port map(t,qn,s7,s1);

u2:nand1 port map(t,s7,q,s2);








end struct;


Page 40

1 BIT COMPARATOR (structural):

Y2

Y3

A B Y1

(A>B)

(A = B)

(A < B)

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

0 0 0 1 0

0 1 0 0 1

1 0 1 0 0

1 1 0 1 0

library IEEE;




entity comp is

Port ( a,b : in STD_LOGIC; y : out STD_LOGIC_VECTOR (2 downto 0));

end comp;

architecture struct of comp is

component and1

port(l,m:in std_logic; ----components, entity and architecture

n:out std_logic); --- must be declared separately

end component;

component xnor1 is

port(p,q:in std_logic; ----components, entity and architecture

r:out std_logic); --- must be declared separately

end component;

component notgate1 is

port(s:in std_logic; ----components, entity and architecture

t:out std_logic); --- must be declared separately

end component;

signal s1,s2:std_logic;

begin

u1:and1 port map(a,s2,y(0));

u2:and1 port map(s1,b,y(1));

u3:xnor1 port map(a,b,y(2));

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

u4:notgate1 port map(a,s1);

u5:notgate1 port map(b,s2);

end struct;

www.jntuworld.com

www.jntuworld.com

www.jwjobs.net

Documents

Ecad and Vlsi Lab Manual