3
TEQIP-II Sponsored A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and Electronics Engineering” During 26 th Sep. – 1 st Oct. 2016. The department of Electrical and Electronics Engineering has organized a A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and Electronics Engineering” During 26 th Sep. – 1 st Oct. 2016. The venue was Seminar Hall and Electrical Simulation lab of Department of EEE in block A. In this workshop 25 External Participants & 15 internal Participants have actively participated. Along with them I M.Tech and II M.Tech students are also participated in this workshop. The program was begun with a prayer song, garlanding the Chairman photo Late. Dr. B V Raju Garu, followed by welcome speech by convener of the program Dr. P V V Ramarao, Dean R&D, HOD/EEE. He mentioned that the objective of this workshop is to develop a preliminary insight of challenges in using the different software’s and issues arising in the real time work in industries. This one week FDP incorporates the usage of the LABVIEW and MULTISIM software’s for electrical and electronics discipline and how to do projects using DSP and FPGA controllers with various applications. He also mentioned that the Management, Dr. G Srinivasa Rao, Principal, Dr. P Srinivas Raju, Vice Principal, has given an immense support to organize this workshop. First day and Second day i.e., 26 th – 27 th Sep. 2016, the sessions was handled by VI Micro Systems Pvt. Ltd, Chennai and the following topics are covered in the sessions VLSI Introduction to Integrated Circuits and its classification ,VLSI Techniques-Full Custom ASIC (ASIC, Gate Arrays and Standard Cell),Semi Custom ASIC(PLDs)-PLA,PAL,CPLD and FPGA(Spartan-3E), Types of FPGA ,Spartan-3E Architecture, FPGA Design Flow ,Overview of Designing Tools, Basic of Digital Design. Hardware Description Language: Verilog HDL and VHDL – Structural modeling, Data flow modeling and Behavioral modeling.

TEQIP-II Sponsored Real-Time Practices in Electrical and ... · TEQIP-II Sponsored A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and

  • Upload
    others

  • View
    5

  • Download
    0

Embed Size (px)

Citation preview

Page 1: TEQIP-II Sponsored Real-Time Practices in Electrical and ... · TEQIP-II Sponsored A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and

TEQIP-II Sponsored

A One Week National level Faculty Development Program on "Real-Time Practices in

Electrical and Electronics Engineering” During 26th Sep. – 1st Oct. 2016.

The department of Electrical and Electronics Engineering has organized a A One Week

National level Faculty Development Program on "Real-Time Practices in Electrical and

Electronics Engineering” During 26th

Sep. – 1st Oct. 2016. The venue was Seminar Hall

and Electrical Simulation lab of Department of EEE in block A. In this workshop 25 External

Participants & 15 internal Participants have actively participated. Along with them I M.Tech

and II M.Tech students are also participated in this workshop.

The program was begun with a prayer song, garlanding the Chairman photo Late. Dr. B V

Raju Garu, followed by welcome speech by convener of the program Dr. P V V Ramarao,

Dean R&D, HOD/EEE. He mentioned that the objective of this workshop is to develop a

preliminary insight of challenges in using the different software’s and issues arising in the

real time work in industries. This one week FDP incorporates the usage of the LABVIEW

and MULTISIM software’s for electrical and electronics discipline and how to do projects

using DSP and FPGA controllers with various applications. He also mentioned that the

Management, Dr. G Srinivasa Rao, Principal, Dr. P Srinivas Raju, Vice Principal, has

given an immense support to organize this workshop.

First day and Second day i.e., 26th

– 27th

Sep. 2016, the sessions was handled by VI Micro

Systems Pvt. Ltd, Chennai and the following topics are covered in the sessions

VLSI

Introduction to Integrated Circuits and its classification ,VLSI Techniques-Full Custom ASIC

(ASIC, Gate Arrays and Standard Cell),Semi Custom ASIC(PLDs)-PLA,PAL,CPLD and

FPGA(Spartan-3E), Types of FPGA ,Spartan-3E Architecture, FPGA Design Flow

,Overview of Designing Tools, Basic of Digital Design.

Hardware Description Language:

Verilog HDL and VHDL – Structural modeling, Data flow modeling and Behavioral

modeling.

Page 2: TEQIP-II Sponsored Real-Time Practices in Electrical and ... · TEQIP-II Sponsored A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and

EDA Tools Demo:

Xilinx ISE Design suite, Modelsim.

Exercises in FPGA:

Digital Design using HDLs - LED interfacing - LCD interfacing - Serial

communication - Analog to Digital Converter - PWM generation.

Third day i.e., 28th Sep 2016, resource person, mr. P Srinivasa Rao from C Micro Tech Pvt.

Ltd, Hyderabad gave insight knowledge on PLC’s and how to use to control drive

applications

Remaining days i.e., 29th

Sep – 1st Oct 2016 was handled by Mr. V Rajasekaran , NI,

Coimbatore and he gave information about the Labview and Multisim software’s and he gave

hands on practice for all the participants

The topics covered in the sessions are

• Introduction to NI Graphical System Design Platform LabVIEW

• Hands on training on LabVIEW

• Introduction to NI Electrical & Electronics Circuits Education Platform Multisim

• Hands on training on Multisim

• Acquire – Analyze – Automate electrical machines using NI DAQ hardware

• Hands on training on DAQ platform

• FPGA based system design for Power Electronics Application

• Hands on training on FPGA based RIO hardware platform

Last day all the participants visited the solar plant and Power and Energy research lab, EEE

Dept.,

Page 3: TEQIP-II Sponsored Real-Time Practices in Electrical and ... · TEQIP-II Sponsored A One Week National level Faculty Development Program on "Real-Time Practices in Electrical and

Program Coordinators

Mr. G Durga Prasad

Mr. B Ramu