The World Leader in High Performance Signal Processing Solutions ADI Confidential Information – Not for external distribution RF Standard Products Analog

The World Leader in High Performance Signal Processing Solutions

ADI Confidential InformationADI Confidential Information – – Not for external distributionNot for external distribution

RF Standard ProductsAnalog Devices Inc.September 2008

Version F08.20

High PerformanceRFIC Solutions

Use Hyperlinks in Presentation Mode

—Analog Devices Confidential Information—5

Meeting Agenda

Understand your businessAnd need for RFICs

Understand your businessAnd need for RFICs

Talk about solutions ADI can provideTalk about solutions ADI can provide

Plan going ahead and next stepsPlan going ahead and next steps


RF DesignRF Design

Your Project Challenges?

DecreaseSolution

Cost?

DecreaseSolution

Cost?

IncreasePerformance?

IncreasePerformance?

DecreaseSize?

DecreaseSize?

ImproveTime

to Market?

ImproveTime

to Market?


Covering the RF Signal Chain

www.analog.com

AMP

AMP

TX/RXDIPLEXER

IQ DEMOD

PLL/DDS

IQ MODVGA

LOG / RMSCONTROL

LNA

AMP

MIXER

MIXER

ADC

DAC

DAC

LINEARHPA

VGA

ADCDRIVER

ADCADC

DRIVER

Analog DevicesRF Solutions

SRD/ISMsingle-chip RF

SRD/ISMsingle-chip RF


2nd Generation Log Amp Detectors

Part No.RFFreq

(MHz)

Dynamic

Range

(dB)

Temp

Drift(dB)

ResponseTime

(ns)Package Comments

AD8302 DC - 2700 60 ±1 60 14-Lead TSSOP

Dual gain & phase detector

AD8306 5 - 400 100 ±1 73 16-Lead SOP

Military specified part available

AD8307 DC - 500 92 ±1 400 8-Lead SOIC/DIP -

AD8309 5 - 500 100 ±1 67 16-Lead TSSOP

Amplitude and limiter outputs

AD8310 DC - 440 95 ±1 15 8-Lead MSOP Low cost

AD8313 100 - 2500 70 ±1.25 40 8-Lead

MSOP -

AD8314 100 - 2700 45 ±1 70

8-Lead MSOP/CSP

Small package, lower power


3rd Generation Log Amp Detectors

Part No.RFFreq

(MHz)

DynamicRange(dB)

TempDrift(dB)

Response Time

(ns)Package Comments

AD8317 1 - 10000 55 ±0.5 68-Lead3x2 mm

CSP

Smaller package,

Lower cost version of AD8318

AD8318 1 - 8000 70 ±0.5 1016-Lead4x4 mm

CSP

50 Ω drive,Integrated temp sensor

AD8319 1 - 10000 45 ±0.5 68-Lead3x2 mm

CSP

Reduced dynamic

range and lower cost version of AD8317

ADL5513 1 - 4000 80 ±0.5 10 3x3 mm16-LFCSP

Next-gen AD8313

ADL5519 0.001 - 10000 64 ±0.5 6 32-Lead

LFCSPDual log detector


AD8317 Industry’s First 1 MHz - 10 GHz Log Amp

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 1 MHz - 10 GHz Pulse Response Time: 6 ns Stability Over Temperature: ±0.5 dB Package: 2mm×3mm 8-Lead LFCSP


FEATURESFEATURES RF Burst Detection to Beyond 50 MHz Low Noise Measurement/Controller Output VOUT Power-Down Feature: <1.0 mW at 5 V



AD8318 Highest Performance Log Amp



FEATURESFEATURES Integrated Temperature Sensor Low Noise Measurement/Controller Output VOUT Power-Down Feature: <1.5 mW at 5 V Fabricated Using High Speed SiGe Process

FEATURESFEATURES Integrated Temperature Sensor Low Noise Measurement/Controller Output VOUT Power-Down Feature: <1.5 mW at 5 V Fabricated Using High Speed SiGe Process


AD8319 Widest Frequency Range Log Amp






KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 1 kHz - 10 GHz Dynamic Range: 64 dB RF Burst Response Time: 6 ns Stability Over Temperature: ±0.5 dB Package: 5mm×5mm 32-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 1 kHz - 10 GHz Dynamic Range: 64 dB RF Burst Response Time: 6 ns Stability Over Temperature: ±0.5 dB Package: 5mm×5mm 32-Lead LFCSP

FEATURESFEATURES Power and Gain/VSWR Measurement Outputs Matched Log Amps for Optimum Temperature Stability Measurement Mode and Controller Mode Integrated Temperature Sensor

FEATURESFEATURES Power and Gain/VSWR Measurement Outputs Matched Log Amps for Optimum Temperature Stability Measurement Mode and Controller Mode Integrated Temperature Sensor

ADL5519 Dual Log Amp


ADL5513: Wide Dynamic Range Log Amp

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide Bandwidth: 1 MHz to 4 GHz 80 dB Dynamic Range (±3 dB)

Constant Up To 4 GHz Stability Over Temperature: <±0.5 dB Fast Pulse Response Time: 10 ns Supply Operation: 2.7 to 5.5 V @ 30 mA Small Footprint Package: 3mm×3mm LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide Bandwidth: 1 MHz to 4 GHz 80 dB Dynamic Range (±3 dB)

Constant Up To 4 GHz Stability Over Temperature: <±0.5 dB Fast Pulse Response Time: 10 ns Supply Operation: 2.7 to 5.5 V @ 30 mA Small Footprint Package: 3mm×3mm LFCSP

FEATURESFEATURES Low Noise Measurement / Controller Output Fabricated Using High Speed SiGe Process

FEATURESFEATURES Low Noise Measurement / Controller Output Fabricated Using High Speed SiGe Process


reduction in footprint & thickness

Packaging Evolution for RF Detectors

2 mm x 2.1 mm 0.9 mm thick

SC-70

71% Decrease

3 mm x 4.9 mm 1.0 mm thick

μSOIC3 mm x 2 mm 0.9 mm thick

LFCSP

60% Decrease

1.5 mm x 1 mm 0.6 mm thick

WLCSP

90% Decrease

1 mm x 1 mm 0.6 mm thick

WLCSP

93% Decrease


TruPwr™ RMS DetectorsModulation Independent RF Measurements

Part No.

RF Freq

(MHz)

Dynamic Range (dB)

Temp Stabilit

y(dB)

VoltageSupply

(V)

Supply Current

(mA) Package

AD8361 2500 30 ±0.25 2.7 - 5.5 1.1SOT-23, uSOIC-8

ADL5501 4000 30 ±0.1 2.7 - 5.5 1.0 SC-70

AD8362 3800 65 ±1 4.5 - 5.5 2016-Lead

SOP

AD8363 6000 50 ±0.5 4.5 - 5.5 66 LFCSP-16

AD8364(Dual Channel) 2700 60 ±0.5 4.5 - 5.5 72 LFCSP-32


AD8361 TruPwr™ RMS Detector

FEATURESFEATURES True RMS Responding Power Detector Accurate over 30 dB of Dynamic Range Waveform and Modulation Independent Linear-in-Volts Output

FEATURESFEATURES True RMS Responding Power Detector Accurate over 30 dB of Dynamic Range Waveform and Modulation Independent Linear-in-Volts Output

KEY SPECIFICATIONSKEY SPECIFICATIONS Up to 30 dB Input Range at 2.5 GHz ±0.25 dB Linear Response up to 2.5 GHz Frequency Range: LF - 2.5 GHz Packages: 8-MSOP; 6-SOT23

KEY SPECIFICATIONSKEY SPECIFICATIONS Up to 30 dB Input Range at 2.5 GHz ±0.25 dB Linear Response up to 2.5 GHz Frequency Range: LF - 2.5 GHz Packages: 8-MSOP; 6-SOT23


RFIN

BUFFER

VPOS

VRMS

COMM

ERRORAMP

x2

x2i

i

TRANS-CONDUCTANCECELLS

ADL5501

100O

INTERNAL FILTERCAPACITOR

FLTR

BAND-GAPREFERENCE ENBL

KEY SPECIFICATIONSKEY SPECIFICATIONS Up to 30 dB Dynamic Range 0 dB Accuracy and Temperature Stability

at the Top End of the Input Power Range

Frequency Range: 100 MHz - 4 GHz Package: 2.0mm×2.1mm SC-70

KEY SPECIFICATIONSKEY SPECIFICATIONS Up to 30 dB Dynamic Range 0 dB Accuracy and Temperature Stability

at the Top End of the Input Power Range

Frequency Range: 100 MHz - 4 GHz Package: 2.0mm×2.1mm SC-70

FEATURESFEATURES True RMS Responding Power Detector Waveform and Modulation Independent Ideal for Measuring Complex Waveforms

with Varying Crest Factors (WCDMA, HSDPA, HSUPA, CDMA2000, TD-SCDMA, WiMax).

Linear-in-Volts Output

FEATURESFEATURES True RMS Responding Power Detector Waveform and Modulation Independent Ideal for Measuring Complex Waveforms

with Varying Crest Factors (WCDMA, HSDPA, HSUPA, CDMA2000, TD-SCDMA, WiMax).

Linear-in-Volts Output

ADL5501 TruPwr™ RMS Detector



FEATURESFEATURES True RMS Responding Power Detector Waveform and Modulation Independent Linear-in-dB Output


KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >65 dB Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 3.8 GHz Package: 16-Lead TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >65 dB Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 3.8 GHz Package: 16-Lead TSSOP





KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >50 dB @ 900MHz Dynamic Range: >40 dB @ 2140 MHz Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 6 GHz Package: 4mmx4mm 16-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >50 dB @ 900MHz Dynamic Range: >40 dB @ 2140 MHz Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 6 GHz Package: 4mmx4mm 16-Lead LFCSP


900 MHz

0

0.5

1

1.5

2

2.5

3

3.5

4

-60 -50 -40 -30 -20 -10 0 10

Pin (dBm)

Vo

ut

(V)

-4.0

-3.0

-2.0

-1.0

0.0

1.0

2.0

3.0

4.0

Err

or

(dB

)

AD8363 TruPwr™ RMS DetectorDynamic Range and Temperature Stability


2140 MHz

0

0.5

1

1.5

2

2.5

3

3.5

4

-60 -50 -40 -30 -20 -10 0

Pin (dBm)

Vo

ut

(V)

-4.0

-3.0

-2.0

-1.0

0.0

1.0

2.0

3.0

4.0

Err

or

(dB

)

AD8363 TruPwr™ RMS DetectorDynamic Range and Temperature Stability


AD8364 Dual Channel TruPwr™ Detector

FEATURESFEATURES Waveform and Modulation Independent Dual Channel and Difference Output Ports Integrated Accurately Scaled Temperature Sensor Linear-in-dB Output

FEATURESFEATURES Waveform and Modulation Independent Dual Channel and Difference Output Ports Integrated Accurately Scaled Temperature Sensor Linear-in-dB Output

KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >60 dB Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 2.7 GHz Package: 5mm×5mm, 32-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Dynamic Range: >60 dB Stability Over Temperature: ± 0.5 dB Frequency Range: LF - 2.7 GHz Package: 5mm×5mm, 32-Lead LFCSP


High Linearity Mixers/Multipliers

Part No.

RF Freq(MHz)

IF Freq(MHz)

LO Freq(MHz)

Conversion

Gain(dB)

IIP3(dBm

)

P1dB(dBm

)

NF(dB)

Package

AD8342 DC - 2400 DC - 2400 LF - 3000 3 23 9 1116-Lead

CSP

AD8343 DC - 2500 DC - 2500 DC - 2500 7 16.5 2.8 1414-Lead TSSOP

AD8344 400 - 1200 70 - 400 470 - 1600 4 24 8 1116-Lead

CSP

ADL5350 200 - 4000 LF - 4000 LF - 4000 -7 25 19 78-Lead LFCSP

ADL5391 DC - 2000 DC - 2000 DC - 2000 Variable 26 15 4016-LeadLFCSP


AD8342 2.4 GHz Active Mixer

FEATURESFEATURES External Control of Mixer Bias for Low Power Operation Power Down Mode Tight Distributions on Key Performance Specs

FEATURESFEATURES External Control of Mixer Bias for Low Power Operation Power Down Mode Tight Distributions on Key Performance Specs

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: DC - 2.4 GHz IIP3: 24 dBm NF: 12 dB Conversion Gain: 3 dB LO Drive: 0 dBm Package: 3mm×3mm 16-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: DC - 2.4 GHz IIP3: 24 dBm NF: 12 dB Conversion Gain: 3 dB LO Drive: 0 dBm Package: 3mm×3mm 16-Lead LFCSP


AD8343 Broadband Active Mixer

FEATURESFEATURES Integrated LO Driver on Chip Ideal for Both Up and Down Conversion

FEATURESFEATURES Integrated LO Driver on Chip Ideal for Both Up and Down Conversion

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: DC - 2500 MHz IIP3: 16.5 dBm NF: 14.1 dB Conversion Gain: 7 dB LO Drive: -10 dBm Package: 14-Lead TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: DC - 2500 MHz IIP3: 16.5 dBm NF: 14.1 dB Conversion Gain: 7 dB LO Drive: -10 dBm Package: 14-Lead TSSOP


AD8344 1.2 GHz Active Mixer

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 400 - 1200 MHz IF Port: DC to >400 MHz IIP3: 24 dBm NF: 10.5 dB Conversion Gain: 4.5 dB LO Drive: 0 dBm Package: 3mm×3mm 16-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 400 - 1200 MHz IF Port: DC to >400 MHz IIP3: 24 dBm NF: 10.5 dB Conversion Gain: 4.5 dB LO Drive: 0 dBm Package: 3mm×3mm 16-Lead LFCSP

FEATURESFEATURES External Control of Mixer Bias for Low Power Operation Power Down Mode Constant Dynamic Range vs. Frequency

FEATURESFEATURES External Control of Mixer Bias for Low Power Operation Power Down Mode Constant Dynamic Range vs. Frequency


ADL5350 Passive Mixer

FEATURESFEATURES Low Power/High Linearity Versatile Frequency Range Very Small Footprint

FEATURESFEATURES Low Power/High Linearity Versatile Frequency Range Very Small Footprint

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 200 - 4000 MHz IIP3: 25 dBm NF: 7 dB Conversion Loss: 7dB LO Drive: 6 dBm Package: 3mm×2mm 8-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 200 - 4000 MHz IIP3: 25 dBm NF: 7 dB Conversion Loss: 7dB LO Drive: 6 dBm Package: 3mm×2mm 8-Lead LFCSP


ADL5391 Symmetrical Analog Multiplier

FEATURESFEATURES Function VW = α× (VX × VY)/1V + VZ Adjustable, Temperature Stable, Gain

Scaling, α Fully Differential Input/Outputs or

Single Ended Operation High Output Linearity

FEATURESFEATURES Function VW = α× (VX × VY)/1V + VZ Adjustable, Temperature Stable, Gain

Scaling, α Fully Differential Input/Outputs or

Single Ended Operation High Output Linearity

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: DC - 2 GHz Function Synthesis:

VW = α× (VX × VY)/1V + VZ Single Supply of 4.5 to 5.5 V Operation Package: 3mm×3mm 16-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: DC - 2 GHz Function Synthesis:

VW = α× (VX × VY)/1V + VZ Single Supply of 4.5 to 5.5 V Operation Package: 3mm×3mm 16-Lead LFCSP


FEATURESFEATURES Matched 50 Ω Output Low LO Drive Highest Performance IF Modulator

FEATURESFEATURES Matched 50 Ω Output Low LO Drive Highest Performance IF Modulator

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 140 - 1000 MHz Modulation Bandwidth: DC - 70 MHz Accuracy:

Phase Error: 0.5° Amplitude Error: 0.2 dB

Sideband Suppression: -42 dBc Noise Floor: -155 dBm/Hz Package: 16-Lead TSSOP



Sideband Suppression: -42 dBc Noise Floor: -155 dBm/Hz Package: 16-Lead TSSOP

AD8345 140 MHz - 1 GHz I/Q Modulator


FEATURESFEATURES Matched 50 Ω Output TxDAC Compatible Baseband Inputs Output Disable Function

FEATURESFEATURES Matched 50 Ω Output TxDAC Compatible Baseband Inputs Output Disable Function



Sideband Suppression: -40 dBc Noise Floor: -156 dBm/Hz P1dB: 7.6 dBm @ 1900MHz Package: 16-Lead TSSOP



Sideband Suppression: -40 dBc Noise Floor: -156 dBm/Hz P1dB: 7.6 dBm @ 1900MHz Package: 16-Lead TSSOP

AD8349 Direct I/Q Modulator


ADL5370 - 74 Family of RF Quad Modulators

FEATURESFEATURES A Pin-Compatible Family of 5 IQ Modulators Matched 50 Ω Output TxDAC Compatible Baseband Inputs 0 dB Modulator Gain (No External Baseband

Op-Amps Required for High Output Power) Zero IF or Low IF Operation Compliant to GSM, WCDMA, CDMA2000,

WiMax and Radiolink Standards

FEATURESFEATURES A Pin-Compatible Family of 5 IQ Modulators Matched 50 Ω Output TxDAC Compatible Baseband Inputs 0 dB Modulator Gain (No External Baseband

Op-Amps Required for High Output Power) Zero IF or Low IF Operation Compliant to GSM, WCDMA, CDMA2000,

WiMax and Radiolink Standards

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 300 - 3900 MHz Industry Leading Dynamic Range P1dB: >10 dBm to 3.9 GHz OIP3: 26 dBm @ 2140 MHz Noise Floor: -158 dBm/Hz Carrier Leakage: -40 dBm Sideband Suppression: -40 dBc Modulation Bandwidth: 700 MHz LO Drive: 0 dBm

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 300 - 3900 MHz Industry Leading Dynamic Range P1dB: >10 dBm to 3.9 GHz OIP3: 26 dBm @ 2140 MHz Noise Floor: -158 dBm/Hz Carrier Leakage: -40 dBm Sideband Suppression: -40 dBc Modulation Bandwidth: 700 MHz LO Drive: 0 dBm

ADL5370: 300 MHz – 1 GHz ADL5371: 700 MHz – 1.3 GHz ADL5372: 1.6 GHz – 2.4 GHz ADL5373: 2.3 GHz – 3.0 GHz ADL5374: 3.3 GHz – 3.9 GHz


FEATURESFEATURES Matched 50 ohm RF output & LO Input 0.5 V or 1.5 dc baseband bias level Output Disable Pin LFCSP-24 (4mm x 4mm)

FEATURESFEATURES Matched 50 ohm RF output & LO Input 0.5 V or 1.5 dc baseband bias level Output Disable Pin LFCSP-24 (4mm x 4mm)

KEY SPECIFICATIONSKEY SPECIFICATIONS P1dB: 9.4 dBm from 450 MHz to 4 GHz OIP3: ≥ +22 dBm from 450 MHz to 4 GHz WCDMA ACPR: -72.5 dBc @ -10 dBm Pout Noise Floor -161 dBm/Hz @ 1.9 GHz LO Leakage: -40 dBm to 2 GHz SB Suppression: -40 dBc to 4 GHz 0 dBm LO Drive – Single Ended Output Return Loss 15 dB from 500 MHz to 4 GHz

KEY SPECIFICATIONSKEY SPECIFICATIONS P1dB: 9.4 dBm from 450 MHz to 4 GHz OIP3: ≥ +22 dBm from 450 MHz to 4 GHz WCDMA ACPR: -72.5 dBc @ -10 dBm Pout Noise Floor -161 dBm/Hz @ 1.9 GHz LO Leakage: -40 dBm to 2 GHz SB Suppression: -40 dBc to 4 GHz 0 dBm LO Drive – Single Ended Output Return Loss 15 dB from 500 MHz to 4 GHz

ADL5375 Multi Standard Broadband IQ Modulator

450 MHz – 6GHz


ADL5385 Quadrature Modulator

FEATURESFEATURES Matched 50 Ω Output TxDAC Compatible Baseband Inputs 2X LO Integrated Temperature Sensor DOCSIS, GSM, WCDMA, CDMA2000,

and Radiolink Compliant

FEATURESFEATURES Matched 50 Ω Output TxDAC Compatible Baseband Inputs 2X LO Integrated Temperature Sensor DOCSIS, GSM, WCDMA, CDMA2000,

and Radiolink Compliant

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 - 2200 MHz Carrier Leakage: -46 dBm @ 350 MHz Sideband Suppression: -50 dBc @ 350 MHz P1dB: 11 dBm @ 350 MHz OIP3: 26 dBm @ 350 MHz Baseband Bandwidth: >500 MHz Noise Floor: -159 dBm/Hz Package: 24-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 - 2200 MHz Carrier Leakage: -46 dBm @ 350 MHz Sideband Suppression: -50 dBc @ 350 MHz P1dB: 11 dBm @ 350 MHz OIP3: 26 dBm @ 350 MHz Baseband Bandwidth: >500 MHz Noise Floor: -159 dBm/Hz Package: 24-Lead LFCSP


IQ Demodulators

Part No.

RF Freq(MHz)

VGA Range(dB)

IQ BW(MHz)

Amplitude

Error(dB)/ Phase Error (deg)

NoiseFigure(dBm)

P1dB(dBm

)

IIP3(dBm)

Package

AD8347800 - 2700

70 65 0.3/1º 11 -2+11.

528-Lead TSSOP

AD8348 50 - 1000 45 75 0.25/0.5º 21 +14 +2628-Lead TSSOP

ADL5382

700 to 2700

NA 500 0.1/0.5º 14 13 3024-leadLFCSP

ADL5387

50 - 2000 N/A 240 0.05/0.4º 13 +14 +3024-LeadLFCSP

ADL5380

400-6000 N/A 500 0.05/0.4º 12 13 2824-LeadLFCSP


KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 800 MHz - 2.7 GHz Accuracy

Quadrature Phase: 1° Typ I/Q Amplitude Balance: 0.3 dB Typ

IIP3: 11.5 dBm @ Min Gain Noise Figure: 11 dB @ Max Gain AGC Range: 70 dB Low LO Drive: –8 dBm Package: 28-Lead TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 800 MHz - 2.7 GHz Accuracy

Quadrature Phase: 1° Typ I/Q Amplitude Balance: 0.3 dB Typ

IIP3: 11.5 dBm @ Min Gain Noise Figure: 11 dB @ Max Gain AGC Range: 70 dB Low LO Drive: –8 dBm Package: 28-Lead TSSOP

FEATURESFEATURES Integrated RF and Baseband AGC Amplifiers Baseband Level Control Circuit Power-Down Mode ADC Compatible I/Q Outputs

FEATURESFEATURES Integrated RF and Baseband AGC Amplifiers Baseband Level Control Circuit Power-Down Mode ADC Compatible I/Q Outputs

AD8347 Direct I/Q Demodulator


KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 MHz - 1000 MHz Accuracy

Phase Accuracy: 0.5° Amplitude Balance: 0.25 dB

Demodulation Bandwidth: 75 MHz IIP3: 28 dBm @ Min Gain IIP3: –8 dBm @ Max Gain Noise Figure: 11 dB @ Max Gain Package: 28-Lead TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 MHz - 1000 MHz Accuracy

Phase Accuracy: 0.5° Amplitude Balance: 0.25 dB

Demodulation Bandwidth: 75 MHz IIP3: 28 dBm @ Min Gain IIP3: –8 dBm @ Max Gain Noise Figure: 11 dB @ Max Gain Package: 28-Lead TSSOP

FEATURESFEATURES Integrated I/Q Demodulator with IF VGA AmplifierLinear-in-dB AGC Range: 44 dB Power-Down Mode Integrated DC Offset-Nulling

FEATURESFEATURES Integrated I/Q Demodulator with IF VGA AmplifierLinear-in-dB AGC Range: 44 dB Power-Down Mode Integrated DC Offset-Nulling

AD8348 I/Q Demodulator


KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 700MHz to 2.7GHzWide LO input range -10 to +5dBm IIP3 +28 dBm, IIP2 +58dBm @ 1950MHz Input P1dB +13dBm @ 1950MHzNF 16 dB @ 1950MHzLO to RF better than -65dBcVoltage Conversion Gain 5dBQuadrature demodulation accuracy

Phase accuracy <0.5° Amplitude balance <0.1 dB

Demodulation bandwidth 500 MHz I/Q Drive 2Vpk into 200ΩPackage 24-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 700MHz to 2.7GHzWide LO input range -10 to +5dBm IIP3 +28 dBm, IIP2 +58dBm @ 1950MHz Input P1dB +13dBm @ 1950MHzNF 16 dB @ 1950MHzLO to RF better than -65dBcVoltage Conversion Gain 5dBQuadrature demodulation accuracy


Demodulation bandwidth 500 MHz I/Q Drive 2Vpk into 200ΩPackage 24-LFCSP

FEATURESFEATURES I/Q demodulators Programmable power consumption

FEATURESFEATURES I/Q demodulators Programmable power consumption

ADL5382 700MHz – 2.7GHz Quadrature Demod


KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 50 MHz - 2 GHzLO input at 2xfLO: 100 MHz - 4 GHz IIP3: 30 dBm, IIP2 62 dBm Input P1dB: 14 dBmNF: 13 dBVoltage Conversion Gain: 5 dBQuadrature Demodulation Accuracy

Phase Accuracy: <0.5° Amplitude Balance: <0.25 dB

LO input: –10 to 5 dBm Demodulation Bandwidth: 280 MHz I/Q Drive 2 Vpk into 200 ΩPackage: 24-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 50 MHz - 2 GHzLO input at 2xfLO: 100 MHz - 4 GHz IIP3: 30 dBm, IIP2 62 dBm Input P1dB: 14 dBmNF: 13 dBVoltage Conversion Gain: 5 dBQuadrature Demodulation Accuracy

Phase Accuracy: <0.5° Amplitude Balance: <0.25 dB

LO input: –10 to 5 dBm Demodulation Bandwidth: 280 MHz I/Q Drive 2 Vpk into 200 ΩPackage: 24-Lead LFCSP

FEATURESFEATURES I/Q Demodulator Programmable Power Consumption

FEATURESFEATURES I/Q Demodulator Programmable Power Consumption

ADL5387 50 MHz – 2 GHz Quadrature Demod


KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 400MHz to 6GHzWide LO input range -10 to +5dBm IIP3 +28 dBm, IIP2 +60dBm @ 2600MHz Input P1dB +12dBm @ 2600MHzNF 13 dB @ 2500MHzVoltage Conversion Gain 4dBQuadrature demodulation accuracy


Demodulation bandwidth 500 MHz Package 24-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONSFrequency Range: 400MHz to 6GHzWide LO input range -10 to +5dBm IIP3 +28 dBm, IIP2 +60dBm @ 2600MHz Input P1dB +12dBm @ 2600MHzNF 13 dB @ 2500MHzVoltage Conversion Gain 4dBQuadrature demodulation accuracy


Demodulation bandwidth 500 MHz Package 24-LFCSP

FEATURESFEATURES I/Q demodulator Programmable power consumption

FEATURESFEATURES I/Q demodulator Programmable power consumption

ADL5380 400MHz – 6GHz Quadrature Demod


Variable Gain Amplifiers

Part No.

Control

Type

F3dB(MHz)

Gain Range(dB)

Step(dB)

OIP3(dBm)

NF(dB)

PackageCommen

ts

AD8375/6 Digital 700 -4 to 20 1 dB50

(200 MHz)8.3

4x4mm CSP5x5mm CSP

Diff In/OutDGA

AD8372 Digital 150 -9 to +32 1 dB 35

(65 MHz)7.9 5x5 32-LFCSP

Diff In/OutDGA

AD8366 Digital 800 4.5 to 20.5 0.25 36dBVrms 10.5 5x5 32-LFCSPDual Diff

In/Out DGA

AD8369 Digital 600 -5 to 40 3 dB20

(70 MHz)7 TSSOP-16

Diff In/OutDGA

AD8370 Digital 700 -11 to 34 <1 dB 31

(70 MHz)7.4 TSSOP-16

Diff In/OutDGA

AD8367 Analog 500 -2.5 to 42.5AnalogControl

28(70 MHz)

6.2 TSSOP-14Single Ended In/Out VGA

AD8368 Analog 800 -11 to 22AnalogControl

33(140 MHz)

8 4x4mm CSPSingle Ended In/Out VGA

ADL5330 Analog 3000 -34 to 22AnalogControl

31(900 MHz)

8 4x4mm CSPDiff In/OutTx VGA

ADL5592 Digital 2400 -50 to 10 1 dB 29 4.8 6x6 CSPSingle EndedIn/Out DGA

ADL5391 Analog 2000N/A

AnalogControl

26(50 MHz)

40 LFCSP-16Analog

Multiplier


KEY SPECIFICATIONSKEY SPECIFICATIONS 3 dB Cutoff Frequency: 500 MHz Linear-in-dB Gain Control: –2.5 dB to 42.5 dB Package: 14-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS 3 dB Cutoff Frequency: 500 MHz Linear-in-dB Gain Control: –2.5 dB to 42.5 dB Package: 14-TSSOP

FEATURESFEATURES Gain Up and Gain Down Modes Linear-in-dB Precision Attenuator + Fixed Gain Output Amplifier Integrated Square Detector for AGC Mode with RSSI Output

FEATURESFEATURES Gain Up and Gain Down Modes Linear-in-dB Precision Attenuator + Fixed Gain Output Amplifier Integrated Square Detector for AGC Mode with RSSI Output

AD8367 LF – 500 MHz VGA with AGC Detector


AD8368 RF/IF 800 MHz Analog VGA

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide 3 dB Bandwidth: 800 MHz High OIP3: 33 dBm @ 140 MHz High OP1dB: 16 dBm @ 140 MHz Low Noise Figure: 9.5 dB Max Gain Package: 4mm×4mm 24-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide 3 dB Bandwidth: 800 MHz High OIP3: 33 dBm @ 140 MHz High OP1dB: 16 dBm @ 140 MHz Low Noise Figure: 9.5 dB Max Gain Package: 4mm×4mm 24-LFCSP

FEATURESFEATURES Single Ended 50 Ω Input/Output Analog Variable Gain Range: -11 to 22.5 dB Linear-in-dB Scaling: ~35 dB/V Integrated RMS Detector

FEATURESFEATURES Single Ended 50 Ω Input/Output Analog Variable Gain Range: -11 to 22.5 dB Linear-in-dB Scaling: ~35 dB/V Integrated RMS Detector


ADL5330 1 MHz - 3 GHz VGA

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 1 MHz - 3 GHz OIP3: 31 dBm @ 900 MHz Output Noise Floor: -150 dBm/Hz 50 Ω Differential or Single-Ended Input Gain Control Range: -34 dB - 22 dB @ 9

00 MHz Package: 4mm×4mm 24-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 1 MHz - 3 GHz OIP3: 31 dBm @ 900 MHz Output Noise Floor: -150 dBm/Hz 50 Ω Differential or Single-Ended Input Gain Control Range: -34 dB - 22 dB @ 9

00 MHz Package: 4mm×4mm 24-LFCSP

FEATURESFEATURES Voltage-Controlled Amplifier/Attenuator Optimized for Controlling Output Power Fully-Balanced Differential Signal Path Linear-in-dB Gain Control Function, 20 mV/dB

FEATURESFEATURES Voltage-Controlled Amplifier/Attenuator Optimized for Controlling Output Power Fully-Balanced Differential Signal Path Linear-in-dB Gain Control Function, 20 mV/dB


KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 500 MHz Two Tone IMD: 68 dBc @ 70 MHz 1Vp-p NF: 6.8 dB @ Max Gain Differential I/O Impedance: 200 ΩPackage: 16-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 500 MHz Two Tone IMD: 68 dBc @ 70 MHz 1Vp-p NF: 6.8 dB @ Max Gain Differential I/O Impedance: 200 ΩPackage: 16-TSSOP

FEATURESFEATURES Digitally Controlled Variable Gain in 3 dB Steps 4-Bit Parallel or 3-Wire Serial Interface Latch Enable Feature

FEATURESFEATURES Digitally Controlled Variable Gain in 3 dB Steps 4-Bit Parallel or 3-Wire Serial Interface Latch Enable Feature

AD8369 IF Digital VGA


AD8372 Dual DGA

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 150 MHz Gain Control Range -9 dB to +32 dBP1dB: 18 dBm @ 65 MHzOIP3: 35 dBm @ 65 MHzHD2 78 dBc @ 65 MHz HD3 85 dBc @ 65 MHz 1 dB Gain Step SizeNoise Figure: 7.9 dB @ Max Gain, 65 MHzPackage: 5x5 32-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 150 MHz Gain Control Range -9 dB to +32 dBP1dB: 18 dBm @ 65 MHzOIP3: 35 dBm @ 65 MHzHD2 78 dBc @ 65 MHz HD3 85 dBc @ 65 MHz 1 dB Gain Step SizeNoise Figure: 7.9 dB @ Max Gain, 65 MHzPackage: 5x5 32-LFCSP

FEATURESFEATURES Serial 8-bit Bi-Directional SPI Interface 41 dB Gain Control Range (-9 dB to +32 dB) Meets DOCSIS Specifications for CMTS Power-Down Feature

FEATURESFEATURES Serial 8-bit Bi-Directional SPI Interface 41 dB Gain Control Range (-9 dB to +32 dB) Meets DOCSIS Specifications for CMTS Power-Down Feature


AD8366 Dual Gain Trim Amplifier

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating frequency: DC to 500MHz

3dB bandwidth: 800MHz Gain Range: 4.5 dB to 20.5 dB Step 0.25 dB NF 10.5 dB @ max. gain, 18dB @ min. gain at 10

MHz OIP3 36dBVrms at 10MHz HD2, HD3 > 88dBc for 2Vpp output at 10MHz at

max gain Package: 5mmx5mm 32-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating frequency: DC to 500MHz

3dB bandwidth: 800MHz Gain Range: 4.5 dB to 20.5 dB Step 0.25 dB NF 10.5 dB @ max. gain, 18dB @ min. gain at 10

MHz OIP3 36dBVrms at 10MHz HD2, HD3 > 88dBc for 2Vpp output at 10MHz at

max gain Package: 5mmx5mm 32-LFCSP

FEATURESFEATURES Matched Pair of Differential In/Out Digitally-Controlled VGAs Adjustable output common-mode Optional DC output offset correction Serial/Parallel Port Programmable

FEATURESFEATURES Matched Pair of Differential In/Out Digitally-Controlled VGAs Adjustable output common-mode Optional DC output offset correction Serial/Parallel Port Programmable


AD8370 Fine Resolution DGA

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 750 MHz Differential Input and Output

Impedances: Zin = 200 Ω , Zout = 100 Ω

P1dB: 17 dBm @ 70 MHz OIP3: 35 dBm @ 70 MHz (1k load) OIP3: 31 dBm @ 70 MHz (100 Ω load) Noise Figure: 7 dB @ Max Gain Package: 16-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 750 MHz Differential Input and Output

Impedances: Zin = 200 Ω , Zout = 100 Ω

P1dB: 17 dBm @ 70 MHz OIP3: 35 dBm @ 70 MHz (1k load) OIP3: 31 dBm @ 70 MHz (100 Ω load) Noise Figure: 7 dB @ Max Gain Package: 16-TSSOP

FEATURESFEATURES Serial 8-bit Digital Interface Wide Gain Control Range Linear-in-dB Operation Using Look Up Table Power-Down Feature

FEATURESFEATURES Serial 8-bit Digital Interface Wide Gain Control Range Linear-in-dB Operation Using Look Up Table Power-Down Feature


AD8375/6 Single/Dual Programmable DGA

KEY SPECIFICATIONSKEY SPECIFICATIONS 3 dB Bandwidth: 700 MHz OIP3: 50 dBm @ 200 MHz 2nd/3rd Harmonic: -85/-92 dBc @ 200 MHz

Noise Figure: 8.3 dB @ 190 MHz Differential Input/Output Gain Control Range: -4 dB - 20 dB AD8375 Package: 4mm×4mm 24-LFCSP AD8376 Package: 5mm×5mm 32-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS 3 dB Bandwidth: 700 MHz OIP3: 50 dBm @ 200 MHz 2nd/3rd Harmonic: -85/-92 dBc @ 200 MHz

Noise Figure: 8.3 dB @ 190 MHz Differential Input/Output Gain Control Range: -4 dB - 20 dB AD8375 Package: 4mm×4mm 24-LFCSP AD8376 Package: 5mm×5mm 32-LFCSP

FEATURESFEATURES Digitally-Controlled Amplifier/Attenuator Optimized for Driving IF Sampling ADCs Differential or Single-Ended Input Drive Fully-Balanced Differential Signal Path 1 dB Gain Step Size

FEATURESFEATURES Digitally-Controlled Amplifier/Attenuator Optimized for Driving IF Sampling ADCs Differential or Single-Ended Input Drive Fully-Balanced Differential Signal Path 1 dB Gain Step Size

114


ADL5592 Tx DGA

KEY SPECIFICATIONSKEY SPECIFICATIONS Output frequency range: 250 MHz to 2400 MHz Noise figure: 5 dB OIP3 at 1960 MHz: 30.9 dBm 2 digital attenuators, each with 31 dB range 1 dB attenuation step size Single SPI port Single supply: 4.5 V to 5.5 V 40-lead, 6 mm × 6 mm QFN package

KEY SPECIFICATIONSKEY SPECIFICATIONS Output frequency range: 250 MHz to 2400 MHz Noise figure: 5 dB OIP3 at 1960 MHz: 30.9 dBm 2 digital attenuators, each with 31 dB range 1 dB attenuation step size Single SPI port Single supply: 4.5 V to 5.5 V 40-lead, 6 mm × 6 mm QFN package

FEATURESFEATURES Digitally-Controlled Amplifier/Attenuator Optimized for RF Transmit Applications Loop-back mixer for Tx band to Rx band frequency translation 1 dB Gain Step Size

FEATURESFEATURES Digitally-Controlled Amplifier/Attenuator Optimized for RF Transmit Applications Loop-back mixer for Tx band to Rx band frequency translation 1 dB Gain Step Size


ADC Drivers

Part No.

Control

Type

F3dB(MHz)

Gain Range(dB)

GainStep(dB)

OIP3(dBm)

NF(dB)

PackageComment

s

AD8350Fixed Gain

700 15 / 20 N/A 28 6.8 SO-8/uSO-8Diff In/OutGain Block

AD8351 Resistor 2200 0 to 26 N/A 33 9.5 uSO-10Diff In/OutGain Block

AD8352 Resistor 2000 3 to 25 N/A 41 15.5 LFCSP-16Diff In/OutGain Block

AD8375/6 Digital 700 -4 to 20 1 dB50

(200 MHz)8.3

4x4mm CSP5x5mm CSP

Diff In/OutDGA

AD8369 Digital 600 -5 to 40 3 dB20

(70 MHz)7 TSSOP-16

Diff In/OutDGA

AD8370 Digital 700 -11 to 34 <1 dB 31

(70 MHz)7.4 TSSOP-16

Diff In/OutDGA

AD8372 Digital 150 -9 to +32 1 dB 35

(65 MHz)7.9 5x5 32-LFCSP

Diff In/OutDGA

AD8366 Digital 800 4.5 to 20.5 0.25 36dBVrms 10.5 5x5 32-LFCSPDiff In/OutDual DGA


AD8351 Low Distortion Differential AmplifierLow Distortion, Fully Differential

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 2.2 GHz OIP3: 33 dBm Input Noise: 2.7 nV/√Hz Package: 10-MSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 2.2 GHz OIP3: 33 dBm Input Noise: 2.7 nV/√Hz Package: 10-MSOP

FEATURESFEATURES Resistor Programmable Gain Up to 26 dB Adjustable Common Mode Voltage

FEATURESFEATURES Resistor Programmable Gain Up to 26 dB Adjustable Common Mode Voltage

—Analog Devices Confidential Information—Slide 5 (of 8)

AD8352 Lowest Distortion Differential AmplifierHighest Performance Differential ADC Driver on the MarketHighest Performance Differential ADC Driver on the Market

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide 3 dB Bandwidth: 2 GHz Low Distortion

10 MHz: −86 dBc HD2, −82 dBc HD3 70 MHz: −84 dBc HD2, −82 dBc HD3 190 MHz: −81 dBc HD2, −87 dBc HD3

High Linearity: OIP3 41dBm @ 150 MHz Low Input Noise: 2.6 nV/√Hz @ 10 dB Gain Package: 3mm×3mm 16-lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Wide 3 dB Bandwidth: 2 GHz Low Distortion

10 MHz: −86 dBc HD2, −82 dBc HD3 70 MHz: −84 dBc HD2, −82 dBc HD3 190 MHz: −81 dBc HD2, −87 dBc HD3

High Linearity: OIP3 41dBm @ 150 MHz Low Input Noise: 2.6 nV/√Hz @ 10 dB Gain Package: 3mm×3mm 16-lead LFCSP

FEATURESFEATURES Single Resistor Sets Gain 3 dB to 25 dB Single Resistor and Capacitor Distortion Adjustment

FEATURESFEATURES Single Resistor Sets Gain 3 dB to 25 dB Single Resistor and Capacitor Distortion Adjustment

123


RF/IF Amplifiers

Part No. DescriptionFreq

Range (MHz)

Gain (dB)

OP1dB (dBm)

OIP3 (dBm)

ISY

(mA)

Noise Figure (dB)

Package

AD8353/4*Matched Gain

Block 1 - 2700 20 9.1/4.8 23/19 41/23 5.3/4.2 3x2 mm LFCSP-8

ADL5320 Driver 400 - 2700 17 26 43 104 4.0 SOT-89

ADL5321 Driver 2300 - 4000 14 25 40 84 4.1 SOT-89

ADL5322 Matched Driver 700 - 1000 20 28 45 320 5.0 3x3 mm LFCSP-8

ADL5323 Matched Driver 1700 - 2400 20 28 44 320 5.0 3x3 mm LFCSP-8

ADL5521* LNA 400 - 4000 15 22.5 35 65 0.8** 3x3 mm LFCSP-8

ADL5523* LNA 400 - 4000 17.5 22 36 65 1.0** 3x3 mm LFCSP-8

ADL5530* Matched IFA DC - 1000 17 22 37 110 3.0 3x2 mm LFCSP-8

ADL5531 Matched IFA 20 - 500 20 20 41 101 2.7 3x3 mm LFCSP-8

ADL5534 Dual Matched IFA 20 - 500 20 20 42 90 2.5 5x5 mm LFCSP-16

ADL5541Matched Gain

Block 50 - 6000 15 20 44 92 3.5 3x3 mm LFCSP-8

ADL5542Matched Gain

Block 50 - 6000 20 20.6 46 96 2.8 3x3 mm LFCSP-83 V Bias Supported*Includes External Match**


AD8353 and AD8354 RF Gain BlocksSilicon Bipolar 50 Ω Input & Output Gain Blocks

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 1 - 2700 MHz Gain: 20 dB / 20 dB OP1dB: 9 dBm / 5 dBm OIP3: 23 dBm / 19 dBm NF: 5 dB / 4 dB Supply Current: 41 mA / 23 mA Package: 3mm×2mm 8-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 1 - 2700 MHz Gain: 20 dB / 20 dB OP1dB: 9 dBm / 5 dBm OIP3: 23 dBm / 19 dBm NF: 5 dB / 4 dB Supply Current: 41 mA / 23 mA Package: 3mm×2mm 8-Lead LFCSP

FEATURESFEATURES Fully Characterized Over Frequency Range Fully Characterized Over Temp –40 to 85°C Output Power Stable Over Temperature <1 dB Excellent Gain Stability Over Temp < 1 dB

FEATURESFEATURES Fully Characterized Over Frequency Range Fully Characterized Over Temp –40 to 85°C Output Power Stable Over Temperature <1 dB Excellent Gain Stability Over Temp < 1 dB


ADL5322 & ADL53231/2 W Driver Amplifiers

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequencies: 700 - 1000 MH

z, 1700 - 2400 MHz Gain: 20 dB Gain Stable vs. Temp (

±1.25 dB) and Freq (±0.25 dB In-Band) Gain Stable vs. Temp (1.25 dB) OIP3: 45 dBm / 43.5 dBm OP1dB: 28 dBm / 28 dBm Noise Figure: 5 dB / 5 dB WCDMA ACPR << -70 dBc

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequencies: 700 - 1000 MH

z, 1700 - 2400 MHz Gain: 20 dB Gain Stable vs. Temp (

±1.25 dB) and Freq (±0.25 dB In-Band) Gain Stable vs. Temp (1.25 dB) OIP3: 45 dBm / 43.5 dBm OP1dB: 28 dBm / 28 dBm Noise Figure: 5 dB / 5 dB WCDMA ACPR << -70 dBc

FEATURESFEATURES Internal Active Bias GaAs-Based PA Drivers with Internal Matching Pin-Compatible Family of Devices Small 3mm×3mm 8-Lead LFCSP

FEATURESFEATURES Internal Active Bias GaAs-Based PA Drivers with Internal Matching Pin-Compatible Family of Devices Small 3mm×3mm 8-Lead LFCSP


ADL5320 Broadband Driver Amplifier

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequency: 400 - 2700 MHz Gain: 13.7 dB @ 2140 MHz OIP3: 42 dBm @ 2140 MHz OP1dB: 25.6 dBm @ 2140 MHz Noise Figure: 4.2 dB @ 2140 MHz Power Supply: 5 V Power Supply Current: 104 mA Package: SOT-89

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequency: 400 - 2700 MHz Gain: 13.7 dB @ 2140 MHz OIP3: 42 dBm @ 2140 MHz OP1dB: 25.6 dBm @ 2140 MHz Noise Figure: 4.2 dB @ 2140 MHz Power Supply: 5 V Power Supply Current: 104 mA Package: SOT-89

FEATURESFEATURES Internal Active Bias Minimal External Matching Components GaAs-Based PA Driver Pin-Compatible SOT-89 Package



ADL5321 Broadband Driver Amplifier

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequency: 2300 - 4000 MHz Gain: 14 dB @ 2600 MHz OIP3: 40 dBm @ 2600 MHz OP1dB: 25 dBm @ 2600 MHz Noise Figure: 4 dB @ 2600 MHz Power Supply: 5 V Power Supply Current: 84 mA Package: SOT-89

KEY SPECIFICATIONSKEY SPECIFICATIONS Operating Frequency: 2300 - 4000 MHz Gain: 14 dB @ 2600 MHz OIP3: 40 dBm @ 2600 MHz OP1dB: 25 dBm @ 2600 MHz Noise Figure: 4 dB @ 2600 MHz Power Supply: 5 V Power Supply Current: 84 mA Package: SOT-89




FEATURESFEATURES Minimal External Matching Components Temperature and Frequency Stable On-Chip Active Bias, Externally Adjustable via Bias Resistor


ADL5521Wideband LNA

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 400 - 4000 MHz Gain: 15.3 dB @ 1950 MHz OP1dB: 22.5 dBm @ 1950 MHz OIP3: 35.3 dBm @ 1950 MHz Noise Figure: 0.8 dB @1950 MHz

NF Includes External Match 3 to 5.25 V Bias Voltage Range Package: 3mm×3mm 8-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 400 - 4000 MHz Gain: 15.3 dB @ 1950 MHz OP1dB: 22.5 dBm @ 1950 MHz OIP3: 35.3 dBm @ 1950 MHz Noise Figure: 0.8 dB @1950 MHz



ADL5523Wideband LNA



KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 400 - 4000 MHz Gain: 17.5 dB @ 1950 MHz OP1dB: 21.9 dBm @ 1950 MHz OIP3: 33.7 dBm @ 1950 MHz Noise Figure: 1.0 dB @ 1950 MHz


KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 400 - 4000 MHz Gain: 17.5 dB @ 1950 MHz OP1dB: 21.9 dBm @ 1950 MHz OIP3: 33.7 dBm @ 1950 MHz Noise Figure: 1.0 dB @ 1950 MHz



ADL5530 DC - 1000 MHz IF Gain Block

FEATURESFEATURES Matched 50 Ω Input and Output Temperature and Frequency Stable


KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: DC - 1000 MHz Gain: 17 dB @ 190 MHz OP1dB: 22 dBm @ 190 MHz OIP3: 37 dBm @ 190 MHz Noise Figure: 3 dB @ 190 MHz Package: 2mm×3mm 8-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: DC - 1000 MHz Gain: 17 dB @ 190 MHz OP1dB: 22 dBm @ 190 MHz OIP3: 37 dBm @ 190 MHz Noise Figure: 3 dB @ 190 MHz Package: 2mm×3mm 8-Lead LFCSP


ADL5531 & ADL5534Single and Dual IFAs

FEATURESFEATURES Internal Active Bias Matched 50 Ω Input and Output, Temperature and Frequency Stable

FEATURESFEATURES Internal Active Bias Matched 50 Ω Input and Output, Temperature and Frequency Stable

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 20 MHz to 500 MHz Gain: 20 dB OP1dB: 20.6 dBm @ 190 MHz OIP3: +39 dBm @ 190 MHz Noise Figure: 2.5 dB @ 190 MHz 5 V Current: 101 mA Package: 3mm×3mm 8-LFCSP ADL5534 Package: 5mm×5mm 16-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 20 MHz to 500 MHz Gain: 20 dB OP1dB: 20.6 dBm @ 190 MHz OIP3: +39 dBm @ 190 MHz Noise Figure: 2.5 dB @ 190 MHz 5 V Current: 101 mA Package: 3mm×3mm 8-LFCSP ADL5534 Package: 5mm×5mm 16-LFCSP

ADL5531: 20 dB, SingleADL5534: 20 dB, Dual

5 CLIN

8 NC

NC

NC = NO CONNECT

4

6 NC

RFIN 2 7 RFOUT

NC 3

ADL5531

BIASCONTROL

LINEARIZER

06

833

-001

NC 1


ADL5541 & ADL554250 MHz - 6 GHz RF/IF Gain Blocks



KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 MHz - 6 GHz Gain: 15 dB / 20 dB OP1dB: 19.9 dBm / 21 dBm @ 500MHz OIP3: 44 dBm / 46 dBm @ 500 MHz Noise Figure: 3.5 dB / 2.8 dB @ 500 MHz 5 V Current: 92 mA/92 mA Package: 3mm×3mm 8-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: 50 MHz - 6 GHz Gain: 15 dB / 20 dB OP1dB: 19.9 dBm / 21 dBm @ 500MHz OIP3: 44 dBm / 46 dBm @ 500 MHz Noise Figure: 3.5 dB / 2.8 dB @ 500 MHz 5 V Current: 92 mA/92 mA Package: 3mm×3mm 8-Lead LFCSP


PA Linearization

Part NoRF Freq(MHz)

IQ Bandwidth(MHz)

Noise Floor(dBm/Hz)

P1dB(dBm

)

PowerSupply (mA)

Package

AD8340 700 - 1000 230 -149 11 130 24-Lead CSP

AD8341 1500 - 2400 230 -151 8.5 130 24-Lead CSP

ADL5390 20 - 2400 230 -150 +13 130 24-Lead CSP

Part No RF Freq(MHz)

DynamicRange (dB)

Accuracy(dB)

ResponseTime (ns)

Package Comments

AD8302 DC - 2700 60 ±1 60 14-Lead TSSOP

Dual Channel Gain and Phase Detector

ADL5519 0.001 - 10,000 60 ±0.5 <10 24-Lead

LFCSPDual Channel Gain Detector

Vector Modulators

Gain/Phase Detector

Part No RF Freq(MHz)

DynamicRange (dB)

Accuracy(dB)

ResponseTime (ns) Package Comments

ADL5391 DC - 2700 60 ±0.2 60 14-lead

TSSOP RF/IF Multiplier

RF/IF Multiplier


AD8302 – Gain / Phase Detector

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: LF - 2.7 GHz Gain Range: 60 dB, 30 mV/dB, 0 to 1.8 V Phase Range: 180°, 10 mV/deg, 0 to 1.8 V Package: 14-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS Frequency Range: LF - 2.7 GHz Gain Range: 60 dB, 30 mV/dB, 0 to 1.8 V Phase Range: 180°, 10 mV/deg, 0 to 1.8 V Package: 14-TSSOP

FEATURESFEATURES Matched Log Amps for Temperature Stability Measurement and Control of Gain or VSWR

FEATURESFEATURES Matched Log Amps for Temperature Stability Measurement and Control of Gain or VSWR


KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.7 – 1.0 GHz / 1.5 – 2.4 GHz Gain Control Range: -32 dB to -2 dB Phase Control Range: Continuous 360° Output IP3: 24 dBm / 22 dBm @ Max Gain Output Noise: -149 dBm / -151 Hz Package: 4mm×4mm 24-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.7 – 1.0 GHz / 1.5 – 2.4 GHz Gain Control Range: -32 dB to -2 dB Phase Control Range: Continuous 360° Output IP3: 24 dBm / 22 dBm @ Max Gain Output Noise: -149 dBm / -151 Hz Package: 4mm×4mm 24-Lead LFCSP

FEATURESFEATURES Amplitude and Phase Modulator Inputs Modulation by Cartesian I and Q Output Power Disable Function: 40 dB, 10 ns

FEATURESFEATURES Amplitude and Phase Modulator Inputs Modulation by Cartesian I and Q Output Power Disable Function: 40 dB, 10 ns

AD8340 and AD8341 Vector Modulator


ADL5390 RF / IF Vector Multiplier

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 20 MHz - 2.4 GHz Continuous Amplitude Control: +5 to –30 dB Wideband 230 MHz Cartesian Interface OIP3: 25 dBm OP1dB: 13 dBm Output Noise Floor: –150 dBm/Hz Package: 4mm×4mm 24-Lead LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS Bandwidth: 20 MHz - 2.4 GHz Continuous Amplitude Control: +5 to –30 dB Wideband 230 MHz Cartesian Interface OIP3: 25 dBm OP1dB: 13 dBm Output Noise Floor: –150 dBm/Hz Package: 4mm×4mm 24-Lead LFCSP

FEATURESFEATURES Vector Modulator Without 90o Phase Splitter Output Switch Disable 40 dB, 10 ns

FEATURESFEATURES Vector Modulator Without 90o Phase Splitter Output Switch Disable 40 dB, 10 ns


PLL Types

Part TypeRF Freq(MHz)

Applications

Discrete Integer-N 5 - 8000 Local Oscillator, Clocking

Discrete Fractional-N 100 - 6000 Narrowband LO, Fine Resolution

Integrated Integer-N & VCO 65 - 2725 Low Cost LO and Clocking Applications

Integrated Fractional-N & VCO 135 - 4350 Wideband LO

Evaluation Tools Details of Tools to Support Design-In


PLL Performance Issues

PhaseDetectorR Charge

PumpVCO

LoopFilter

N

Reference

Lock Time, Close-In Phase Noise, Reference Spurs, Loop Stability?

Channel Spacing, SpuriousTones, Close-In Phase Noise

Divide Capabilities?

Sets Min Frequency, Phase Noise?

Gain, Leakage, Settling Time, Spurs?

Input Frequency, Sensitivity?

Prescaler Values?

Tuning Sensitivity, Polarity,Frequency Range, Phase Noise?

PLL


Discrete Integer-N

Part No.Max RF

Freq(MHz)

2nd Source

Normalized In-Band

Phase Noise

(dBc/Hz)

Current

(mA)Applications Package

ADF4002 400 Proprietary -222 5 Clocking Applications 16-TSSOP / 20-LFCSP

ADF4106 6000 Proprietary -219 13 Best Integer-N Phase Noise 16-TSSOP / 20-LFCSP

ADF4107 7000 Proprietary -219 13 Best Integer-N Phase Noise 16-TSSOP / 20-LFCSP

ADF4108 8000 Proprietary -219 15 Best Integer-N Phase Noise 20-LFCSP

ADF4116 550 LMX2306 -211 4.5 6 dB Improvement vs. LMX Part 16-TSSOP / 20-LFCSP



ADF4113HV 4000 Proprietary -212 8.5 15 V Charge Pump for Wideband Applications 16-TSSOP / 20-LFCSP

ADF4212L 2400 Proprietary -214 12 Dual Channel PLL for RF/IF Generation 20-TSSOP / 20-LFCSP


Integer-N PLL Synthesizer

RF = N x FPFD

N Restricted to Be an Integer Number (eg. 1000, 1678, Cannot Be 1242.3)

RF Frequency Resolution Restricted to FPFD

Large N => Large Phase Noise Gain Inside Loop Bandwidth 20log(9000)=79 dB

f

RF

20log10(N)

÷ N

FPFD

PFD Chargepump

RF200 kHz200 kHz

N=9000N=9001

1800 MHz1800.2 MHzPFD NoisePFD Noise

RF NoiseRF Noise


15 MUXOUT14 LE13 DATA12 CLK

CPGND 1AGND 2AGND 3

20 C

P

11 CE

6

7

8

DG

ND

9

DG

ND

10

45

19 18 17 16

RFINBRFINA

RS

ET

VP

DV

DD

DV

DD

AV

DD

AV

DD

RE

FIN

PIN 1INDICATOR

ADF4002TOP VIEW

ADF4002 Main Features

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 5 – 400 MHz Phase Noise: -110 dBc/Hz at 400 MHz,

1 MHz PFD Frequency. Normalized Phase Noise: -222 dBc/Hz Package: 4x4mm 20-LFCSP, 16-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 5 – 400 MHz Phase Noise: -110 dBc/Hz at 400 MHz,

1 MHz PFD Frequency. Normalized Phase Noise: -222 dBc/Hz Package: 4x4mm 20-LFCSP, 16-TSSOP

FEATURESFEATURES Programmable Charge Pump Currents Analog & Digital Lock Detect Programmable Prescaler Values Low Division Ratios Permitted Hardware and Software Compatible to ADF4001

FEATURESFEATURES Programmable Charge Pump Currents Analog & Digital Lock Detect Programmable Prescaler Values Low Division Ratios Permitted Hardware and Software Compatible to ADF4001

CLK

DATA

LE

REFIN

RFINA

RFINB

24-BIT INPUTREGISTER

SDOUT

AVDD DVDD

CE AGND DGND

14-BITR COUNTER

R COUNTERLATCH

22

14

FUNCTIONLATCH

N COUNTERLATCH

13-BITN COUNTER

M3 M2 M1

MUX

SDOUT

AVDD

HIGH Z

MUXOUT

CPGND RSETVP

CPPHASE

FREQUENCYDETECTOR

LOCKDETECT

REFERENCE

CHARGEPUMP

CURRENTSETTING 1

ADF4002

CPI3 CPI2 CPI1 CPI6 CPI5 CPI4

CURRENTSETTING 2


ADF4002 Phase Noise & Spurious

Note: Output Frequency = 400 MHz, PFD = 1 MHz, Loop Filter B/W = 50 kHz

–70

–80

–90

–100

–110

–120

–130

–140

–150

–1601k 10k 100k 1M 10M

06

05

2-0

31

PH

AS

E N

OIS

E (

dB

c/H

z)

FREQUENCY OFFSET (Hz)

rms NOISE = 0.07 DEGREES

06

052

-030

REF –4dBmSAMP LOG 10dB/ ATTN 10dB

VBW 20kHz

MKR1 1.000 MHz–94.5dBc

CENTER 399.995MHzRES BW 20kHz

SPAN 2.2MHzSWEEP 21ms (601pts)

–94.5dBc

0

–10

–20

–30

–40

–50

–60

–70

–90

–100

–80

1

1R


ADF4106 Main Features

0272

0-00

1

CLK

DATALE

REF IN

RF INA

RF INB


SDOUT

AVDD DVDD

CE AGND DGND

14-BITR COUNTER

R COUNTERLATCH

22

14

FUNCTIONLATCH

A, B COUNTERLATCHFROM

FUNCTIONLATCH

PRESCALERP/P + 1

N = BP + A

LOAD

LOAD

13-BITB COUNTER

6-BITA COUNTER

6

19

13

M3 M2 M1

MUX

SDOUT

AVDD

HIGH Z

MUXOUT

CPGND RSETVP

CPPHASE

FREQUENCYDETECTOR

LOCKDETECT

REFERENCE

CHARGEPUMP

CURRENTSETTING 1

ADF4106

CPI3 CPI2 CPI1 CPI6 CPI5

0272

0-00

4


CPGND 1AGND 2AGND 3

20 C

P

11 CE

6

7

8

DG

ND

9

DG

ND

10

19 18 17 16

RF INB 4RF INA 5

RS

ET

VP

DV

DD

DV

DD

PIN 1INDICATOR

TOP VIEW

ADF4106

AV

DD

AV

DD

RE

F

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.5 – 6.0 GHz Phase Noise: -93 dBc/Hz (FOUT

900 MHz, PFD = 200 kHz).

Normalized Phase Noise: -219 dBc/Hz Package: 4x4mm 24-LFCSP, 16-TSSOP


900 MHz, PFD = 200 kHz).


FEATURESFEATURES Programmable Charge Pump Currents Analog & Digital Lock Detect Programmable Prescaler Values




0

–100

–90

–80

–70

–60

–50

–40

–30

–20

–10

0272

0-00

7

–2kHz –1kHz 900MHz 1kHz 2kHz

FREQUENCY

OU

TPU

T P

OW

ER

(dB

)

VDD = 3V, VP = 5VICP = 5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 20kHzRES BANDWIDTH = 10HzVIDEO BANDWIDTH = 10HzSWEEP = 1.9 SECONDSAVERAGES = 10

–93.0dBc/Hz

REF LEVEL = –14.3dBm

Note: Output Frequency = 900 MHz, PFD = 200 kHz, Loop Filter B/W = 20 kHz

0

–100

–90

–80

–70

–60

–50

–40

–30

–20

–10

0272

0-00

9


FREQUENCY

OU

TPU

T P

OW

ER

(dB

)

REF LEVEL = –14.0dBmVDD = 3V, VP = 5VICP = 5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 20kHzRES BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzSWEEP = 2.5 SECONDSAVERAGES = 30

–91.0dBc/Hz


ADF4106 Frequency Sensitivity

0

–30

–5

–10

–25

–20

–15

0272

0-00

6

6543210

RF INPUT FREQUENCY (GHz)

RF

INP

UT

PO

WE

R (

dBm

)VDD = 3VVP = 3V

TA = +85C

TA = –40C

TA = +25

Note: Open Loop Sensitivity Test


ADF4107 Single Channel Integer-N PLL


6400 MHz, PFD = 1 MHz).



6400 MHz, PFD = 1 MHz).





CPGND 1AGND 2AGND 3

20 C

P

11 CE

6

7

8

DG

ND

9

DG

ND

10

45

19 18 17 16

RF INBRF INA

RS

ET

VP

DV

DD

DV

DD

PIN 1INDICATOR

TOP VIEW

ADF4107

AV

DD

AV

DD

RE

FIN

CLK

DATA

LE

REF IN

RF INA

RF INB


SDOUT

AVDD DVDD

CE AGND DGND

14-BITR COUNTER

R COUNTERLATCH

22

14

FUNCTIONLATCH


FUNCTIONLATCH

PRESCALERP/P + 1

N = BP + A

LOAD

LOAD

13-BITB COUNTER

6-BITA COUNTER

6

19

13

M3 M2 M1

MUX

SDOUT

AVDD

HIGH Z

MUXOUT

CPGND RSETVP

CPPHASE

FREQUENCYDETECTOR

LOCKDETECT

REFERENCE

CHARGEPUMP

CURRENTSETTING 1

ADF4107

CPI3 CPI2 CPI1 CPI6 CPI5




–83.5dBc/Hz

0

–100

–90

–80

–70

–60

–50

–40

–30

–20

–10

03

338

-010


FREQUENCY

OU

TP

UT

PO

WE

R (

dB

)

REF LEVEL = –10dBm VDD = 3V, VP = 5VICP = 5mAPFD FREQUENCY = 1MHzLOOP BANDWIDTH = 100kHzRES BANDWIDTH = 10HzVIDEO BANDWIDTH = 10HzSWEEP = 1.9 SECONDSAVERAGES = 10

0

–100

–90

–80

–70

–60

–50

–40

–30

–20

–10

03

338

-012


FREQUENCY (MHz)O

UT

PU

T P

OW

ER

(d

B)

REF LEVEL = –10dBm

–65.0dBc–66.0dBc

VDD = 3V, VP = 5VICP = 5mAPFD FREQUENCY = 1MHzLOOP BANDWIDTH = 100kHzRES BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzSWEEP = 13 SECONDSA



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.5 – 8.0 GHz Phase Noise: -81 dBc/Hz (FOUT 7

900 MHz, PFD = 1 MHz).

Normalized Phase Noise: -219 dBc/Hz Package: 4x4mm 24-LFCSP

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.5 – 8.0 GHz Phase Noise: -81 dBc/Hz (FOUT 7

900 MHz, PFD = 1 MHz).




CLK

DATALE

REFIN

RFINA

RFINB


SDOUT

AVDD DVDD

CE AGND DGND

14-BITR COUNTER

R COUNTERLATCH

22

14

FUNCTIONLATCH


FUNCTIONLATCH

PRESCALERP/P + 1

N = BP + A

LOAD

LOAD

13-BITB COUNTER

6-BITA COUNTER

6

19

13

M3 M2 M1

MUX

SDOUT

AVDD

HIGH Z

MUXOUT

CPGND RSETVP

CPPHASE

FREQUENCYDETECTOR

LOCKDETECT

REFERENCE

CHARGEPUMP

CURRENTSETTING 1

ADF4108

CPI3 CPI2 CPI1 CPI6 CPI5 CPI4


CPGND 1AGND 2AGND 3

20 C

P

11 CE

6

7

8

DG

ND

9

DG

ND

10

19 18 17 16

RFINB 4RFINA 5

RS

ET

VP

DV

DD

DV

DD

PIN 1INDICATOR

TOP VIEW(Not to Scale)

ADF4108

AV

DD

AV

DD

RE

F



Note: Output Frequency = 7900 MHz, PFD = 1 MHz, Loop Filter B/W = 100 kHz Note: PFD Spurs Dominated by Varactor Leakage on VCO Used

–50

–150

–140

–130

–120

–110

–100

–90

–80

–70

–60

1kHz 10MHz

FREQUENCY OFFSET

PH

AS

E N

OIS

E (

dB

c/H

z)

VDD = 3.3V, VP = 5VICP = 5mAPFD FREQUENCY = 1MHzLOOP BANDWIDTH = 50kHzPHASE NOISE = –82dBc/Hz @ 1kHzHMC506LP4 VCO

06

01

5-0

10

0

–120

–100

–80

–60

–40

–20

–2MHz –1MHz 7900MHz 1MHz 2MHz

FREQUENCYO

UT

PU

T P

OW

ER

(d

B)

06

015

-011

–61dBc

VDD = 3.3V, VP = 5VICP = 5mAPFD FREQUENCY = 1MHzLOOP BANDWIDTH = 50kHzRES BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzAVERAGES = 1OUTPUT POWER = –0.3dBmHMC506LP4 VCO




900 MHz, PFD = 200 kHz).

Normalized Phase Noise: -216 dBc/Hz Package: 16-TSSOP


900 MHz, PFD = 200 kHz).


FEATURESFEATURES Pin Compatible to LMX2326, with 6 dB

Improvement in Phase Noise

FEATURESFEATURES Pin Compatible to LMX2326, with 6 dB

Improvement in Phase Noise

REFERENCE

N = BP + A

FUNCTIONLATCH

PRESCALERP/P + 1

14-BITR COUNTER

13-BITB COUNTER

5-BITA COUNTER

21-BITINPUT REGISTER

R COUNTERLATCH

A, B COUNTERLATCH

PHASEFREQUENCYDETECTOR

CHARGEPUMP

M3 M2 M1

HIGH Z

MUX MUXOUT

CP

FLOFLO

SWITCH

18

13

14

19

SDOUT

SDOUT

FROMFUNCTION LATCH

5

DGNDAGNDCE

RFINB

RFINA

LE

DATA

CLK

REFIN

CPGNDVPDVDDAVDD

AVDD

LOCKDETECT

ADF4116/ADF4117/ADF4118

LOAD

LOAD

1

2

3

4

5

6

7

8

ADF4116/ADF4117/ADF4118

16

15

14

13

12

11

10

9

CP

CPGND

AGND

AVDD

RFINA

RFINB

FLO

DVDD

MUXOUT

LE

CE

REFIN DGND

CLK

DATA

VP





REFERENCELEVEL = –4.2dBm

OU

TP

UT

PO

WE

R (

dB

)

0

–50

–70

–80

–90

–10

–30

–60

–40

–20

–100

–90.67dBc

VDD = 3V, VP = 5V

ICP = 1mA

PFD FREQUENCY = 200kHz

LOOP BANDWIDTH = 35kHz

RES. BANDWIDTH = 1kHz

VIDEO BANDWIDTH = 1kHz

SWEEP = 2.5 SECONDS

AVERAGES = 10


REFERENCELEVEL = –7.0dBm

OU

TP

UT

PO

WE

R (

dB

)

0

–50

–70

–80

–90

–10

–30

–60

–40

–20

–100

–72.3dBc

VDD = 3V, VP = 5V

ICP = 5mA

PFD FREQUENCY = 30kHz

LOOP BANDWIDTH = 5kHz

RES. BANDWIDTH = 300Hz

VIDEO BANDWIDTH = 300Hz

SWEEP = 4.2ms

AVERAGES = 20



ADF4113HV Single Channel Integer-N PLL with High Voltage Charge Pump


1800 MHz, PFD = 1 MHz).



1800 MHz, PFD = 1 MHz).


FEATURESFEATURES High Voltage Charge Pump Eliminates

Need for Op-Amp in Wideband Designs Extended VP to 15 V

FEATURESFEATURES High Voltage Charge Pump Eliminates

Need for Op-Amp in Wideband Designs Extended VP to 15 V

CLKDATA

LE

MUXOUT

ADF4113HV

CP

CE AGND DGND

CPGND

22

14

REFERENCE

M3 M2 M1

6

HIGH Z

N = BP + A

CHARGEPUMP

CURRENTSETTING

MUX

RSETVP


LOCKDETECT

AVDD

SDOUT

24-BITINPUT REGISTER

DVDDAVDD

19

13

SDOUT

REFIN 14-BITR COUNTER

RFINA

RFINB

R COUNTERLATCH

FUNCTIONLATCH

A, B COUNTERLATCH

FROMFUNCTION

LATCH

13-BITB COUNTER

6-BITA COUNTER

PRESCALERP/P + 1

06

223

-001

LOAD

1

2

3

4

5

6

7

8

CP

CPGND

AGND

AVDD

RFINA

RFINB

RSET

REFIN

16

15

14

13

12

11

10

9

DVDD

MUXOUT

LE

CE

DGND

CLK

DATA

VP

ADF4113HVTOP VIEW

(Not to Scale)


ADF4113HV Phase Noise & Spurious


100 1M

06

223

-040


1k 10k 100k

1kHz–86.33dBc/Hz

–80

–90

–70

–100

–110

–120

–130

–140

–150

–160

–170

PH

AS

E N

OIS

E (

dB

c/H

z)

CARRIER POWER: –0.88dBm

0

–100

–1.2

5M

–1.0

0M

–0.7

5M

–0.5

0M

–0.2

5M

1.00

G

0.25

M

0.50

M

0.75

M

1.00

M

1.25

M0

622

3-0

41

FREQUENCY (Hz)

PO

WE

R (

dB

)

–10

–20

–30

–40

–50

–60

–70

–80

–90

1MHz–87.264dBc


Discrete Fractional-N

Part No.Max RF

Freq(MHz)

2nd Source

Normalized In-Band

Phase Noise

(dBc/Hz)

Current

(mA)Applications Package

ADF4153 4000 Proprietary -213 12 Pin Compatible with ADF4106

16-TSSOP / 20-LFCSP

ADF4154 4000 Proprietary -213 12 ADF4153 with Speed Up Circuit

16-TSSOP / 20-LFCSP

ADF4156 6000 Proprietary -211 26 6 GHz Fractional-N Operation

16-TSSOP / 20-LFCSP

ADF4157 6000 Proprietary -207 23

25-bit Modulus Permits Sub-Hz Resolution. Best in Class Phase

Noise

16-TSSOP / 20-LFCSP

ADF4193 3500 Proprietary -216 68 Ultra-Fast Settling PLL for GSM Base-Stations 20-LFCSP

ADF4252 3000 Proprietary -214 12 Dual-Channel PLL for RF/IF Generation.

20-TSSOP / 20-LFCSP


÷ N

FPFD

PFD Chargepump

RF10 MHz10 MHz

N=180 0/50N=180 1/50

Slide 3

Fractional-N PLL Synthesizer

f

RF

RF = N x FPFD N=(Int+Frac/Mod)

RF Frequency Resolution Not Restricted to FPFD

Smaller N => Smaller Phase Noise Gain Inside Loop Bandwidth 20log(180)=45 dB

1800 MHz1800.2 MHz

20log10(N)

PFD NoisePFD Noise

RF NoiseRF Noise


ADF4153 Single Channel Fractional-N PLL

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth 0.5 – 4.0 GHz Phase Noise: -102 dBc/Hz (FOUT

1.72 GHz, PFD = 25 MHz)

Normalized Phase Noise: -213 dBc/Hz Spurious Performance: -71 dBc (FOUT

1.72 GHz, PFD = 25 MHz)

Package: 4x4mm 24-LFCSP, 16-TSSOP

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth 0.5 – 4.0 GHz Phase Noise: -102 dBc/Hz (FOUT

1.72 GHz, PFD = 25 MHz)


1.72 GHz, PFD = 25 MHz)


FEATURESFEATURES Programmable Modulus (Fractional

Denominator) Noise & Spur Optimization Modes Pin Compatible with ADF411x Integer-N

Family Phase Re-Sync for Spurious Consistency

FEATURESFEATURES Programmable Modulus (Fractional



0368

5-00

3

PIN 1INDICATOR1CPGND

2AGND3AGND4RF INB5RF INA

13 DATA14 LE15 MUXOUT

12 CLK11 SDVDD

6A

VD

D7

AV

DD

8R

EF

IN

10D

GN

D9

DG

ND

18V

P

19R

SE

T

20C

P

17D

VD

D16

DV

DD


ADF4153

LOCKDETECT

N-COUNTER

CP

RFCP3 RFCP2 RFCP1

REFERENCE

DATA

LE

24-BITDATA

REGISTER

CLOCK

REF IN

AVDD

AGND

VDD

VDD

DGND

RDIV

NDIV

DGND CPGND

DVDD VP SDVDD RSET

RF INA

RF INB

OUTPUTMUX

MUXOUT

–

+

HIGH Z


ADF4153

THIRD ORDERFRACTIONAL

INTERPOLATOR

MODULUSREG

FRACTIONREG

INTEGERREG

CURRENTSETTING

2DOUBLER

4-BITR COUNTER



Output = 1.7202 GHz, PFD = 25 MHz, Loop Filter = 20 kHz

PH

AS

E N

OIS

E (

dBc/

Hz)

–30

–60

–80

–140

–130

–120

–110

–150

–160

–170

–90

–100

–70

–50

–4020kHz LOOP BW, LOW NOISE MODERF = 1.7202MHz, PFD = 25MHz, N = 68,FRAC = 101, MOD = 125, I CP = 625mA, DSBINTEGRATED PHASE ERROR = 0.23 RMSSIRENZA 1750T VCO

1k 10k 1M 10M 100M100k

0368

5-00

4

FREQUENCY (Hz)

PH

AS

E N

OIS

E (

dBc/

Hz)

–30

–60

–80

–140

–130

–120

–110

–150

–160

–170

–90

–100

–70

–50

–40

1k 10k 1M 10M 100M100k

0368

5-00

5

FREQUENCY (Hz)

20kHz LOOP BW, LOW NOISE MODERF = 1.7202MHz, PFD = 25MHz, N = 68,FRAC = 101, MOD = 125, I CP = 625mA, DSBINTEGRATED PHASE ERROR = 0.33 RMSSIRENZA 1750T VCO

Low Noise Mode Low Spur Mode



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth 0.5 – 4.0GHz Phase Noise: -102 dBc/Hz (FOUT

1.72 GHz, PFD = 25 MHz)


1.72 GHz, PFD = 25 MHz)


KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth 0.5 – 4.0GHz Phase Noise: -102 dBc/Hz (FOUT

1.72 GHz, PFD = 25 MHz)


1.72 GHz, PFD = 25 MHz)


FEATURESFEATURES Fast-Lock Mode Offers Speed Improvement

Over ADF4153 Programmable Modulus (Fractional



FEATURESFEATURES Fast-Lock Mode Offers Speed Improvement

Over ADF4153 Programmable Modulus (Fractional



LOCKDETECT

FAST-LOCKSWITCH

N COUNTER

CP

RFCP3 RFCP2 RFCP1

REFERENCE

DATA

LE

24-BITDATA

REGISTER

CLOCK

REFIN

AVDD

AGND

VDD

VDD

DGND

RDIV

NDIV

DGND CPGND

DVDD VP SDVDD RSET

RFINA

RFINB

OUTPUTMUXMUXOUT

–

+

HIGH Z


ADF4154


INTERPOLATOR

MODULUSREG

FRACTIONREG INTEGER REG

CURRENTSETTING

×2DOUBLER

4-BITR COUNTER

CHARGEPUMP

04

833

-001

04

833

-003

15 MUXOUTLEDATACLKSDVDD

1413

12

1

2

3

2011

6 7 8 9 10D

GN

DD

GN

DR

EF

IN

AV

DD

AV

DD

4

5RFINARFINBAGNDAGND

CPGND

19 18 17 16

ADF4154TOP VIEW

(Not to Scale)C

PR

SE

TV

PD

VD

DD

VD

D

PIN 1INDICATOR



Output = 1.7202 GHz, PFD = 25 MHz, Loop Filter = 20 kHz


04

833

-004

PH

AS

E N

OIS

E (

dB

c/H

z)

–30

–60

–80

–140

–130

–120

–110

–150

–160

–170

–90

–100

–70

–50

–4020kHz LOOP BW, LOW NOISE MODERF = 1.7202MHz, PFD = 25MHz, N = 68,FRAC = 101, MOD = 125, ICP = 625µA, DSBINTEGRATED PHASE ERROR = 0.23° rmsSIRENZA 1750T VCO

1k 10k 1M 10M 100M100kFREQUENCY (Hz)

04

833

-006

PH

AS

E N

OIS

E (

dB

c/H

z)

–30

–60

–80

–140

–130

–120

–110

–150

–160

–170

–90

–100

–70

–50

–40

1k 10k 1M 10M 100M100kFREQUENCY (Hz)

20kHz LOOP BW, LOW SPUR MODERF = 1.7202MHz, PFD = 25MHz, N = 68,FRAC = 101, MOD = 125, ICP = 625µA, DSBINTEGRATED PHASE ERROR = 0.36° rmsSIRENZA 1750T VCO


ADF4154 Fast-Lock

04

833

-028

TIME (µs)

1100 10 20 30 40 50 60 70 80 90 100

FR

EQ

UE

NC

Y (

GH

z)

1.700

1.696

1.692

1.688

1.684

1.680

1.676

1.672

1.668

1.664

1.660

1.656

1.652

1.648

1.644

1.640

LOCK TIME IN FAST-LOCK MODE(FAST COUNTER = 150)

LOCK TIME IN NORMAL MODE

LOW SPUR MODE:1649.7MHz TO 1686.8MHz

FINAL LOOP BANDWIDTH = 60kHz

Fast-Lock Mode Using Speed-Up Timer




5.8 GHz, PFD = 25 MHz)

Normalized Phase Noise: -211 dBc/Hz Spur Performance, -76 dBc (FOUT

5.8 GHz, PFD = 25 MHz) Low Spur Mode Package: 4x4mm 20-LFCSP, 16-TSSOP



Normalized Phase Noise: -211 dBc/Hz Spur Performance, -76 dBc (FOUT

5.8 GHz, PFD = 25 MHz) Low Spur Mode Package: 4x4mm 20-LFCSP, 16-TSSOP

FEATURESFEATURES Fast-Lock Mode Using Cycle Slip Reductio

n Programmable Modulus (Fractional



FEATURESFEATURES Fast-Lock Mode Using Cycle Slip Reductio

n Programmable Modulus (Fractional




2AGND3AGND4RFINB5RFINA


12 CLOCK11 CE

6A

VD

D7

AV

DD

8R

EF

IN

10D

GN

D9

DG

ND

18V

P

19R

SE

T

20C

P

17D

VD

D16

DV

DD


ADF4156

LOCKDETECT

N COUNTER

CP

RFCP3 RFCP2RFCP4 RFCP1

REFERENCE

DATA

LE

32-BITDATA

REGISTER

CLOCK

REFIN

AVDD

AGND

VDD

VDD

DGND

RDIV

SDOUT

NDIV

DGND CPGND

DVDD VP

CE

RSET

RFINA

RFINB

OUTPUTMUX

MUXOUT

–

+

HIGH Z


ADF4156


INTERPOLATOR

MODULUSREG

FRACTIONREG

INTEGERREG

CURRENTSETTING

×2DOUBLER

5-BITR COUNTER

CHARGEPUMP

05

863

-001

CSR

/2DIVIDER



Output = 5800.25 MHz, PFD = 25 MHz, Loop Filter = 20 kHz


0

1k 100M

05

863

-018

FREQUENCY (Hz)

PH

AS

E N

OIS

E (

dB

c/H

z)

–20

–40

–60

–80

–100

–120

–140

–160

–18010k 100k 1M 10M

LOW NOISE MODERF = 5800.25MHz, PFD = 25MHz, N = 232,FRAC = 2, MOD = 200, 20kHz LOOP BW, ICP = 313µA,

DSB INTEGRATED PHASE ERROR = 0.73° RMS,PHASE NOISE @ 5kHz = –89.5dBc/Hz,ZCOMM V940ME03 VCO

0

1k 100M

05

863

-019

FREQUENCY (Hz)

PH

AS

E N

OIS

E (

dB

c/H

z)

–20

–40

–60

–80

–100

–120

–140

–160

–18010k 100k 1M 10M

LOW SPUR MODERF = 5800.25MHz, PFD = 25MHz, N = 232, FRAC = 2,MOD = 200, 20kHz LOOP BW, ICP = 313µA,DSB INTEGRATED PHASE ERROR = 1.09° RMS,PHASE NOISE @ 5kHz = –83dBc/Hz, ZCOMM V940ME03 VCO


ADF4156 Fast-Lock

Fast-Lock Mode Using Speed-Up Timer

6.00

5.65–100 900

05

863

-021

TIME (µs)

FR

EQ

UE

NC

Y (

GH

z)5.95

5.90

5.85

5.80

5.75

5.70

0 100 200 300 400 500 600 700 800

CSR OFF

CSR ON









FEATURESFEATURES Fixed 25-bit Modulus Allow Sub-Hz

Resolution Fast-Lock Mode Including Cycle Slip Red

uction Pin Compatible with ADF411x Integer-N

Family

FEATURESFEATURES Fixed 25-bit Modulus Allow Sub-Hz

Resolution Fast-Lock Mode Including Cycle Slip Red

uction Pin Compatible with ADF411x Integer-N

Family

LOCKDETECT

N COUNTER

CP

RFCP3 RFCP2RFCP4 RFCP1

REFERENCE

DATA

LE

32-BITDATA

REGISTER

CLK

REFIN

AVDD

AGND

VDD

VDD

DGND

RDIV

SDOUT

NDIV

DGND CPGND

DVDD VP

CE

RSET

RFINA

RFINB

OUTPUTMUX

MUXOUT

–

+

HIGH Z


ADF4157


INTERPOLATOR

MODULUS225

FRACTIONREG

INTEGERREG

CURRENTSETTING

×2DOUBLER

4-BITR COUNTER

CHARGEPUMP

CSR

÷2DIVIDER

05

87

4-0

01


2AGND3AGND4RFINB5RFINA


12 CLK11 CE

6A

VD

D7

AV

DD

8R

EF

IN

10D

GN

D9

DG

ND

18V

P

19R

SE

T

20C

P

17D

VD

D16

DV

DD


ADF4157


ADF4157 Phase Noise


0

–1601k 10M

FREQUENCY (Hz)

PH

AS

E N

OIS

E (

dB

c/H

z)

–20

–40

–60

–80

–100

–120

–140

10k 100k 1M

RF = 5800.25MHz, PFD = 25MHz, N = 232,FRAC = 335544, FREQUENCY RESOLUTION = 0.74Hz,20kHz LOOP BW, ICP = 313µA, DSB INTEGRATED PHASEERROR = 0.97° RMS, PHASE NOISE @ 2kHz = –87dBc/Hz.

05

87

4-0

18


ADF4157 Fast-Lock

Fast-Lock Mode Using Cycle Slip Reduction

5.65

5.60

5.95

5.90

5.85

5.80

5.75

5.70

–100 900

TIME (µs)

FR

EQ

UE

NC

Y (

GH

z)

0 100 200 300 400 500 600 700 800

CSR ON

CSR OFF

05

874

-020


ADF4193 Ultra Fast-Lock Fractional-N PLL

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.4 – 3.5 GHz Frequency Hop Across GSM Band in 20

us. Phase Noise: -108 dBc/Hz (FOUT

900 MHz, PFD = 26 MHz)


KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 0.4 – 3.5 GHz Frequency Hop Across GSM Band in 20

us. Phase Noise: -108 dBc/Hz (FOUT

900 MHz, PFD = 26 MHz)


FEATURESFEATURES Ultra Fast PLL Eliminates Ping-Pong

Architecture in GSM Base-Station LO Meets GSM Noise and Spur Requirements < 0.5° RMS Phase Error at 2 GHz RF Output Digitally Programmable Output Phase < 1° Resolution on 2 GHz Output

FEATURESFEATURES Ultra Fast PLL Eliminates Ping-Pong

Architecture in GSM Base-Station LO Meets GSM Noise and Spur Requirements < 0.5° RMS Phase Error at 2 GHz RF Output Digitally Programmable Output Phase < 1° Resolution on 2 GHz Output

0532

8-00

3

1CMR2AOUT3SW34AGND15RF IN–6RF IN+7AVDD1

24 VP223 RSET22 AGND221 DGND320 VP119 LE18 DATA17 CLK8DVDD1

ADF4193TOP VIEW

9D

GN

D1

10D

VD

D2

11R

EF

IN12

DG

ND

213

DV

DD

314

SD

GN

D15

SD

VD

D16

MU

XO

UT

32V

P3

31A

IN+

30C

PO

UT

+29

SW

128

SW

GN

D27

SW

226

CP

05

328

-001

N COUNTER

SW1

CPOUT+

CPOUT–

SW2

REFERENCE

DATA

LE

24-BITDATA

REGISTER

CLK

REFIN

AGND1 AGND2 DGND1 DGND2 DGND3 SDGND SWGND

VDD

DGNDLOCK DETECT

RDIV

NDIV

SDVDD DVDD1 DVDD2 DVDD3 AVDD1 VP1 VP2 VP3 RSET

OUTPUTMUXMUXOUT

–

+

HIGH Z


ADF4193

FRACTIONALINTERPOLATOR

MODULUSREG

FRACTIONREG

INTEGERREG

RFIN+

RFIN–

×2DOUBLER

4-BIT RCOUNTER

/2DIVIDER

CHARGEPUMP –

+

+

–DIFFERENTIAL

AMPLIFIER

CMR

AIN–

AIN+

AOUT

SW3


ADF4193 Phase Noise and Spurs


05

328

-006

FREQUENCY (Hz)

PH

AS

E N

OIS

E (

dB

c/H

z)

1k 10k 100k 1M 10M–170

–160

–150

–140

–130

–120

–110

–100

–90

–80

–70

–60

–50

–40

–30

100M

GSM900 Rx SETUP, 40kHz LOOP BW, DITHER OFFRF = 1092.8MHz, FREF = 26MHz, MOD = 130N = 42 4/130INTEGER BOUNDARY SPUR: –103dBc @ 800kHz

0532

8-01

0

FREQUENCY (MHz)

SP

UR

LE

VE

L (d

Bc)

1846 1859–120

–110

–100

–90

–80

–70

–60

1872

400kHz SPURS @ 25 C

400kHz SPURS @ 85 C

DCS1800 Tx SETUP WITH DITHER OFF,60kHz LOOP BW, 13MHz PFD.MEASURED ON EVAL-ADF4193-EB1 BOARD

Phase Noise, GSM900 Rx Setup Spurs DCS 1800 Tx Setup (Across Band)

Spur Measured Across DCS1800 Tx Bands PFD = 26 MHz, Loop Filter = 40 kHz


ADF4193 Fast-Lock

1800

1840

1880

1920

0 2 4 6

Time [ us ]

Fo

ut

[ M

Hz

]

Frequency Settling

-20

-10

0

10

20

-10 0 10 20 30 40

Time [ms]P

hase

Err

or [D

egre

es]

Phase Settling

ADF4193 New Architecture for Fast Settling 5 μs to Hop Across 75 MHz Frequency Step Phase Settled Within 20 μs


Integrated Integer-N and VCO

Part No.Max RF

Freq(MHz)

2nd Source

VCO Phase Noise @ 100 kHz Offset

(dBc/Hz)

Current

(mA)Divide by Two Inductor Package

ADF4360-0 2400 - 2725 Proprietary -110 25 - 50 Yes Internal 24-LFCSP






ADF4360-6 1050 - 1250 Proprietary -110 25 - 45 Yes Internal24-LFCSP

ADF4360-7 350 - 1800 Proprietary -116 25 - 45 Yes External L Sets Actual Range

24-LFCSP

ADF4360-8 65 - 400 Proprietary -120 20 to 40 No External L Sets Actual Range 24-LFCSP

ADF4360-9 2 - 200 Proprietary -120 20 to 40Programmable

At DIVOUT (2-31)External L Sets Actual Range 24-LFCSP


ADF4360-0 Integrated PLL & VCO

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 2400 – 2725 MHz VCO Phase Noise: -110 dBc/Hz @ 100

kHz offset (F

OUT 2.6 GHz)

Normalized In-Band Phase Noise: -216 dBc/Hz

Package: 4x4mm 24-LFCSP


kHz offset (F

OUT 2.6 GHz)



FEATURESFEATURES Output Divide by Two Programmable Output Power Mute Output While Locking


MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2

DIVSEL = 1N = (BP + A)

LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MULT

IPL

EX

ER

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x


ADF4360-0 Noise & Spur Performance

Note: Output Frequency = 2.6 GHz, PFD = 200 kHz, Loop Filter B/W = 10 kHz

0464

4-00

5–145

–150

–140

–135

–130

–125

–120

–115

–110

–105

–90

–95

–100

–85

–80

–75

–70

100 10M1M100k10k1000


OU

TPU

T P

OW

ER

(dB

)

0464

4-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0

–0.25MHz –0.1MHz 2600MHz 0.1MHz 0.25MHz

–77dBc

REFERENCELEVEL = –6dBm

VDD = 3.3V, VVCO = 3.3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzAVERAGES = 20




kHz offset (F

OUT 2.2 GHz)




kHz offset (F

OUT 2.2 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MU

LTIP

LE

XE

R

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




0441

4-00

5–145

–150–155

–140–135

–130

–125

–120

–115

–110–105

–90

–95

–100

–85

–80

–75

–70

100 10M1M100k10k1000


OU

TPU

T P

OW

ER

(dB

)

0441

4-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–70.7dBc

VDD = 3V, VVCO = 3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzSWEEP = 1.3 SECONDSAVERAGES = 1




kHz offset (F

OUT 2.0 GHz)




kHz offset (F

OUT 2.0 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MU

LTIP

LE

XE

R

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




0443

6-00

5

100 10M1M100k10k1k


OU

TPU

T P

OW

ER

(dB

)

–145

–150

–140

–135

–130

–125

–120

–115

–110

–105

–90

–95

–100

–85

–80

–75

–70

0443

6-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–79.5dBc

VDD = 3V, VVCO = 3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzSWEEP = 140msAVERAGES = 100




kHz offset (F

OUT 1.8 GHz)




kHz offset (F

OUT 1.8 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MULT

IPL

EX

ER

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




0443

7-00

5

100 10M1M100k10k1k


OU

TPU

T P

OW

ER

(dB

)

–145–150

–140

–135

–130

–125

–120

–115

–110

–105

–90

–95

–100

–85

–80

–75

–70

0443

7-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–72.3dBc

VDD = +3V, VVCO = +3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzSWEEP = 140msAVERAGES = 100




kHz offset (F

OUT 1.8 GHz)




kHz offset (F

OUT 1.8 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MU

LTIP

LE

XE

R

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




0443

8-00

5–140

–145

–150

–135

–130

–125

–120

–115

–110

–105

–90

–95

–100

–85

–80

–75–70

100 10M1M100k10k1k


OU

TPU

T P

OW

ER

(dB

)

0443

8-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–74.3dBc

VDD = 3V, VVCO = 3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzSWEEP = 14 msAVERAGES = 100



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 1150 – 1400 MHz, (Over

Different Generics) VCO Phase Noise: -110 dBc/Hz @ 100

kHz offset (F

OUT 1.8 GHz)





kHz offset (F

OUT 1.8 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MULT

IPL

EX

ER

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




–150

–145

–140

–135

–130

–125

–120

–115

–110

–105

–100

–95

–90

–85

–80

–75

–70

100 1k 10k 100k 1M 10M


OU

TPU

T P

OW

ER

(dB

)

0443

9-00

5

0443

9-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–71.8dBc

VDD = 3V, VVCO = +VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzSWEEP = 140 msAVERAGES = 100





kHz offset (F

OUT 1.8 GHz)





kHz offset (F

OUT 1.8 GHz)





MUXOUT

CP

VVCO

REFIN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MUL

TIP

LE

XE

R

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

÷ 2

ADF4360-x




0444

0-00

5

–150

–85

–90

–95

–100

–105–110

–115

–120

–125

–130

–135

–140

–145

–80

–75

–70

1k100 10M1M100k10k


OU

TPU

T P

OW

ER

(dB

)

0444

0-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–73.7dBc

VDD = 3V, VVCO = 3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 3kHzVIDEO BANDWIDTH = 3kHzSWEEP = 140msAVERAGES = 100



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 350 – 1800 MHz, (Depe

nding on Inductor) VCO

Phase Noise: -116 dBc/Hz @ 100 kHz offset (F

OUT 500 MHz)



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 350 – 1800 MHz, (Depe

nding on Inductor) VCO

Phase Noise: -116 dBc/Hz @ 100 kHz offset (F

OUT 500 MHz)



FEATURESFEATURES Output Divide By Two Programmable Output Power Mute Output While Locking

FEATURESFEATURES Output Divide By Two Programmable Output Power Mute Output While Locking

MUXOUT

CP

VVCO

REF IN

CLK

DATA

LE

AVDD DVDD RSET

AGND DGND CPGND

CE

VTUNE

CC

CN

L1

L2

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

DIVSEL = 2


LOADLOAD

CHARGEPUMP

OUTPUTSTAGE

MU

LTIP

LE

XE

R

INTEGERREGISTER

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

5-BIT ACOUNTER

PRESCALERP/P+1

MULTIPLEXER

LOCKDETECT

2

ADF4360-7




–150

–125

–130

–120

–135

–140

–145

–85

–80

–95

–100

–105

–110

–115

–90

–70

–75

100 1k 10k 100k 1M 10MFREQUENCY OFFSET (Hz)

OU

TPU

T P

OW

ER

(dB

)

0444

1-00

5

0444

1-00

8

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–74dBc

REFERENCELEVEL = –3dBm

VDD = 3.3V, VVCO = 3.3VICP = 2.5mAPFD FREQUENCY = 200kHzLOOP BANDWIDTH = 10kHzRES. BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzAVERAGES = 20


ADF4360-7 Frequency Range

300

500

400

1200

1300

1400

1000

1100

800

900

600

700

1500

0 5 10 15 20 3025EXT INDUCTANCE (nH)

FRE

QU

EN

CY

(M

Hz)

0444

1-02

8

Note: Graph Displays Maximum and Minimum Frequency with a Given Inductor



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 65 – 400 MHz, (Dependi

ng on Inductor) VCO Phase Noise: -120 dBc/Hz @ 100

kHz offset (F

OUT 160 MHz)



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 65 – 400 MHz, (Dependi

ng on Inductor) VCO Phase Noise: -120 dBc/Hz @ 100

kHz offset (F

OUT 160 MHz)



FEATURESFEATURES Programmable Output Power Mute Output While Locking


MUXOUT

CP

VVCO

REF IN

CLK

DATA

LE

AVDD DVDD CE

AGND DGND CPGND

RSET

VTUNE

CC

CN

L2

L1

RFOUTA

RFOUTB

VCOCORE

PHASECOMPARATOR

MUTE

N = B

CHARGEPUMP

OUTPUTSTAGE

13-BIT BCOUNTER

14-BIT RCOUNTER

24-BITFUNCTION

LATCH

24-BITDATA REGISTER

MULTIPLEXER

LOCKDETECT

ADF4360-8


ADF4360-8/9 Noise & Spur Performance


–150

–125

–130

–120

–135

–140

–145

–85

–80

–95

–100

–105

–110

–115

–90

–70

–75

100 1k 10k 100k 1M 10MFREQUENCY OFFSET (Hz)

OU

TPU

T P

OW

ER

(dB

)

0476

3-00

9

0476

3-01

1

OU

TPU

T P

OW

ER

(dB

)

–90

–80

–70

–60

–50

–40

–30

–20

–10

0


–76dBc

REFERENCELEVEL = 1dBm

VDD = 3.3V, VVCO = 3.3VICP = 2.5mAPFD FREQUENCY = 1MHzLOOP BANDWIDTH = 100kHzRES. BANDWIDTH = 1kHzVIDEO BANDWIDTH = 1kHzSWEEP = 4.2SECONDSAVERAGES = 20


ADF4360-8/9 VCO Frequency Range

0

150

50

100

350

250

300

200

450

400

0 100 200 300 400 600500INDUCTANCE (nH)

FRE

QU

EN

CY

(M

Hz)

0476

3-02

5

Note: Graph Displays Maximum and Minimum Frequency with a Given Inductor


ADF4360-9 Clock generator PLL

KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 2 – 200MHz (using

programmable divider at DIVOUT). Typical Jitter at DIVOUT ~1.4ps. VCO frequency set by external inducto

rs. VCO Phase Noise: -120 dBc/Hz @ 100

kHz offset (F

OUT 160 MHz)



KEY SPECIFICATIONSKEY SPECIFICATIONS RF Bandwidth: 2 – 200MHz (using

programmable divider at DIVOUT). Typical Jitter at DIVOUT ~1.4ps. VCO frequency set by external inducto

rs. VCO Phase Noise: -120 dBc/Hz @ 100

kHz offset (F

OUT 160 MHz)





14-BIT RCOUNTER

AVDD

CLK

DATA

VTUNE

CN

CC

RFOUTA

RFOUTB

LD

CP

VVCO

L1

DIVOUT

L2

LE

DVDD RSET

LOCKDETECT

MULTIPLEXER

MUTE

CHARGEPUMP

PHASECOMPARATOR

24-BIT DATAREGISTER

ADF4360-9

13-BIT BCOUNTER

N = B

VCOCORE

DIVIDEBY

A (2 TO 31)

DIVIDEBY 2

OUTPUTSTAGE

24-BITFUNCTION

LATCH

REFIN

AGND DGND CPGND 07

13

9-0

01


Jitter performance at DIVOUT

100 1k 10k 100k 1M


–60

–70

80

–90

–100

–110

–120

–130

–140

–150

–160

PH

AS

E N

OIS

E (

dB

c/H

z)

07

13

9-0

09

Note: DIVOUT Phase Noise, 52 MHz, VCO Frequency = 312 MHz, PFD Frequency = 1.6 MHz, Loop Bandwidth = 40 kHz.

Integrated RMS Jitter = 1.4 ps, A = 3.

Divide by A/2 Selected.

—Analog Devices Confidential Information—209 —Analog Devices Confidential Information—

ADF4350 Features (Part In Development) Output Frequency Range: 135 MHz to 4.35 GHz Fractional-N Synthesizer and Integer-N Synthesizer Programmable Dual-Modulus Prescaler of 4/5 or 8/9 Hardware and Software Power-Down Mode Programmable Divide-by-1/2/4/8 or 16 Output Programmable Output Power Level Low Phase Noise VCO 3.0 V to 3.6 V Power Supply 1.8 V Logic Compatible RF Output Mute Function 3-Wire Serial Interface Analog and Digital Lock Detect Fast-Lock Mode Cycle Slip Reduction Technique

+

-

CHARGEPUMP

LOCKDETECT

DATA REGISTERFUNCTION

LATCH

PHASECOMPARATOR

ADF4350

CPOUT

AVDD DVDD RSET

CE A D CP

VTUNE

RFOUT A+

VCOCORE

MULTIPLEXER MUXOUT

RFOUT A−

OUTPUTSTAGE÷1/2/4/8/16

N-COUNTER

THIRDORDERFRACTIONAL

INTERPOLATOR

FRACTIONREG

MODULUSREG

INTEGERREG

+

SWFLO Switch

Multiplexer

SDVDD

SD AGNDVCO

TEMP

RFOUT B+

Mu

ltiple

xe

r

OUTPUTSTAGE

RFOUT B−

VREF

VCOM

VP

GNDGNDGNDGND

LD

×2DOUBLER

4-BIT RCOUNTER

/2DIVIDERREFIN

CLK

DATA

LE

VVCO

PDB


Key RFL PLL Products

ADF4113

Int-N

4GHz

Better Phase Noise and Wider Frequency

Phase Noise/Speed/ResolutionImprovement

Size/Cost Improvement

Ultra-Speed Improvement

ADF4106

Int-N

6GHz

ADF4153

Frac-N

4GHz

ADF4193

Frac-N

3.5GHz

ADF4360-X

Int-N +VCO

2.7GHz

ADF4001

Int-N

200MHz

Converter

Clocking


Evaluation Boards

Evaluation Boards Available for All Products

Test the Real Performance of our PLLs

User Friendly Driver Software Available From www.analog.com/pll


ADIsimPLL VERSION 3.0 NOW RELEASED! Over 15,000 downloads so far……

PLL Synthesizer DESIGN AND SIMULATION SOFTWAREADIsimPLL software (available free-of-charge from our Website) has been developed exclusively for the sole purpose of optimizing PLL circuits, making it faster and easier to accomplish individual designs. ADIsimPLL contains a library of embedded tools and options to improve PLL circuit design accuracy, and reduce time to market.

www.analog.com/adisimpll.


Contacts: Applications and Marketing

ApplicationsApplicationsLOG AMPS, RF AMPLIFIERS:

Jim Bedrosian: [email protected] NOISE AMPLIFIERS, DGAs:

Steve Reine: [email protected] RANGE RMS DETECTORS, ADC DRIVERS:

Carlos Calvo: [email protected] VARIABLE GAIN AMPLIFIERS, Passive Mixers: Rui Liu: [email protected] DEMODULATORS, ACTIVE MIXERS: Rakesh Soni: [email protected] MODULATORS:

Yuping Toh: [email protected], VECTOR MOD, DUAL DETECTORS,

HIGH RANGE RMS DETECTORS:Larry Hawkins: [email protected]

PLL Products:Ian Collins: [email protected]

ApplicationsApplicationsLOG AMPS, RF AMPLIFIERS:

Jim Bedrosian: [email protected] NOISE AMPLIFIERS, DGAs:

Steve Reine: [email protected] RANGE RMS DETECTORS, ADC DRIVERS:

Carlos Calvo: [email protected] VARIABLE GAIN AMPLIFIERS, Passive Mixers: Rui Liu: [email protected] DEMODULATORS, ACTIVE MIXERS: Rakesh Soni: [email protected] MODULATORS:

Yuping Toh: [email protected], VECTOR MOD, DUAL DETECTORS,

HIGH RANGE RMS DETECTORS:Larry Hawkins: [email protected]

PLL Products:Ian Collins: [email protected]

MarketingMarketingBrenda Bassett:

[email protected]

MarketingMarketingBrenda Bassett:

[email protected]

PLL MarketingPLL MarketingMike Mullins:

[email protected]

PLL MarketingPLL MarketingMike Mullins:

[email protected]


DDS Synthesizers


A Complete Family of Optical Log Converters

AD8304 AD8305 ADL5306 ADL5310

Measurement 160 dB 100 dB 60 dB 100 dB

Range Accuracy ± 0.1 dB ± 0.1 dB ± 0.1 dB ± 0.1 dB

Power Supply 3 V, 5 V 3 V – 12 V 3 V - 5.5 V 3 V – 12 V

Package 14-pin TSSOP 3 x 3mm CSP 3 x 3mm CSP 4 x 4mm CSP

Architecture Translinear Log Amp

Translinear Log Amp

Translinear Log Amp

Dual Translinear Log Amp


ANALOG.COM WebsiteYour One Stop Source for Information

SEARCH FOR PARTS


Finding RF/IF Components on the Website

SELECT BY CATEGORY

Order Samplesonline


Contact Salesperson/Product Line for Applications HelpOrder Samples on the WebOrder Evaluation Boards for Any of our RFICs

Keep in Mind….

Usually the first few results in Google: search by part #s or category


Analog Devices OverviewINTERNATIONAL

Australia Austria Canada China Denmark India Ireland Israel Japan England Scotland

UNITED STATES Arizona California Massachusetts North Carolina New Jersey Oregon Texas Utah Washington New Hampshire

FY2004 Revenue of $2.64 Billion

Over 10,000 Products Selling to More than 60,000 Customers in All Electronics Market Segments


AD8318 Block Diagram






ADL5519 Block Diagram

—Analog Devices Confidential Information—














VPOS

RF

GND

GND

LO

IF

LOINPUT

+3V

IFOUTPUT

orINPUT

RFINPUT

orOUTPUT

GC


ADL5370-4 Block Diagram




























AD8375-76 Block Diagram



Harmonic TuningElements








ADL5322/23 Block Diagram

5VCC

6

7

8

RFOUT

2 VCC

1 VCC

ADL5322RFIN

3

4

Bias control

Inpu

tM

atch

Output Mat chGND

GND

GND


ADF7012 Block Diagram





Modulator

Mod Index

CPLF

1-D2 Shaping

Mu

x

Div 2Or 4

Div

2/3/4FSK

Demod

Precoder

ViterbiDetector

ThresholdDetector

SymbolTiming

Recovery

2FSK

4FSKBit-Sym

Map

IF BWCoarse/Fine

Cal

Log AmpRSSI

IRCal

4FSK

3FSKMu

xR-Cosineor

GaussianTx Filter

AFC

Ext L

Tx/RxControl

Div

Limiter

PA

LNA

PFD

Tx Data

Tx/RxClk

Rx Data

AGC

Mu

x

IR CalSource

Tx

/Rx

I/O

Co

ntr

ol

7-BitADC

TempSensor


Transmitter Daughter Boards

Board Name Band

EVAL-ADF7012DBZ1 902 – 928 MHz




EVAL-ADF7012DBZ5 Matching/XTAL/PLL filter not inserted

EVAL-ADF790xEBZ 369 – 395 MHz ADF7901/2 kit

EVAL-ADF7010EB1 902 – 928 MHz




Transceiver Daughter Boards 1

Board Name Band





EVAL-ADF7020-1DBZ4 402 – 435 MHz

EVAL-ADF7020-1DBZ5 Matching/XTAL/PLL filter not inserted





Transceiver Daughter Boards 2

Board Name Band

EVAL-ADF7021DBZ2 862 – 870 MHz (Can use at 929MHz)


EVAL-ADF7021DBZJ 426 – 429 MHz

EVAL-ADF7021DBZ5 Matching/XTAL/PLL filter not inserted

EVAL-ADF7021DBZ6 608 – 614 MHz (WMTS in US)

EVAL-ADF7021-NDBEZ 424 – 429 MHz (external L)

EVAL-ADF7021-NDBIZ 424 – 429 MHz (internal L)

EVAL-ADF7021-NDBZ2 862 – 870 MHz (Can use at 929MHz)

EVAL-ADF7021-NDBZ5 Matching/XTAL/PLL filter not inserted


Short Range Device (SRD) Portfolio

Part TypeRF Freq(MHz)

Channel BW(kHz)

Low Cost Tx and Rx 369 – 433 200

Medium-Bandwidth TRx 80 - 956 100 - 1200

Narrow Bandwidth TRx 80 - 956 9 - 25

2.4GHz TRx 2400 – 2483.5 500 – 2600

Evaluation ToolsDetails of Tools to Support Design-In


Low Cost Tx & Rx ProductsPart ID Region Band Details Availability

ADF7012(2nd Gen.)

WW(incl. Japan/ China/S.Korea

75MHz – 1GHz

Tx. Data rate 0.1 to 200kbps, Improved Power Efficiency & Phase Noise. Wide frequency range. Use ADF7020 TRx for companion Rx function.

Released

ADF7901 N.America 369.5MHz – 395.9MHz

Tx. Transmitter companion to ADF7902. Simple programming for remote control apps. No programming interface.

Released

ADF7902 N.America 369.5MHz – 395.9MHz

Rx. Receiver companion to ADF7901.

Released

ADF7903/04

Europe, China

430MHz – 434MHz

Tx & Rx companion parts, similar to ADF7901/02 but designed to operate at different frequencies

Pending customer input


ADF7012 Low Cost Multi-channel Transmitter

Key Specs:75MHz – 1GHz Operation

using external VCO inductorLow Current 868MHz,

+10dBm, 21mA 0dBm, 14mA

Output Power -20 to +14dBm

Key Features:PA rampingProgrammable Deviation

Frequency 1kHz to 300kHzModulation FSK, GFSK,

OOK or G-ASKBias Currents – Trade

Performance Vs Battery Life

Example Application: RF remote control

Block Diagram link


ADF7901UHF Transmitter

Features: Frequency Range:

369.5MHz to 395.9MHz 9 Channels (Pin Selectable)

Modulation Schemes: FSK (FDEV: 35kHz) OOK

Data Rates: DC to ~50kbps

Package: TSSOP-24

Temperature Range: -40ºC to +85ºC

Availability: Released

Evaluation Board: EVAL-ADF7901EB ADF790XEBZ Evaluation Kit


ADF7902UHF Receiver

Features: ADF7901 Companion Rx Frequency Range:

369.5MHz to 395.9MHz 8 Channels (Pin Selectable)

Modulation Scheme: FSK (FDEV: 35kHz)

Data Rates: 2kbps

Sensitivity: -110dBm @ 2kbps

Package: TSSOP-24

Temperature Range: -40ºC to +85ºC

Availability: Released

Evaluation Board: ADF790XEBZ Evaluation Kit


Medium-Band TRx ProductsPart ID Channel

BWFreq. Band Details Relevant

Standards

ADF7020 Medium 862-956MHz 431-478MHz

TRx. Data rate < 200kbits/s,IF BW=100k/150k/200k

EN 300-220FCC Pt.15.247

ADF7020-1 Medium 80MHz-650MHz

TRx. External Inductor versionof ADF7020

Licensed and unlicensed VHF/UHF

ADF7025 Wide 862-928MhzSpread-spectrum

TRx. Data rate < 384kbits/s,BW=600k/900k/1.2MHzDirect Conversion Rx

FCC Pt.15.247(wideband digital modulation)


ADF7020 Single-chip RF Transceiver (2-way)

Key Features: Single Chip UHF Transceiver Patented AFC feature allows use of low-

cost crystals On Chip 7-Bit ADC allows Digital

Readback of: RSSI (Receive Signal Strength Indicator)

level, Battery Voltage On Chip Temp Sensor, Accuracy +/-5

Deg, External Analog Input Internal Tx/Rx switch: Saves on external

GaAs or CMOS switch

Key Specs: ISM Bands Supported: 433MHz, 868MHz

915MHz & 950MHz ISM Bands Modulation Formats:

FSK/GFSK/ASK/OOK/G-OOK Data Rates: 0.3kbps – 200kbps Receiver Sensitivity :

-117.5dBm at 1kbps, BER = 1E-3 -119 dBm using external antenna switch

Receiver IDD: 19mA - 21mA (Sensitivity vs. Current trade-off)

Out of band Blocking: 70dB IP3 in high linearity mode: -3dBm Programmable output power:

up to +13dBm = longer range

Click to jump toBlock diagram


ADF7020-1 Features Single Chip VHF/UHF Transceiver ADF7020 with external VCO inductor to allow wider range of

operating frequency Bands Supported: 80MHz to 650MHz

Most competitors only cover 300MHz to 900MHz bands with gaps. Data Rates: 0.3kbps – 200kbps Receiver Sensitivity :

-117.5dBm at 1kbps, BER = 10E-3, FSK, RF=315MHz Or -119 dBm using external antenna switch

Receiver IDD: 17.5mA (3mA lower than ADF7020)


Specifications431-464MHz and 862-928MHzData rate up to 384kbpsFSK Wideband Modulation (deviations from 100kHz to 500kHz)Baseband Bandwidth: 600, 900 & 1200kHz

ADF7025 Direct Conversion ISM Transceiver

Key Features: Higher data rate (up to 384kbps) for same

power consumption as ADF7020 Suitable for ETSI and FCC regulations:

“Wideband” device. You can meet the wideband regulations by simply operating in FSK mode with large deviation frequency.


Narrow-Band TRx ProductsPart ID Channel

BWFreq. Band Details Relevant

Standards

ADF7021 Narrow 862-940MHz 80-650MHz

TRx. External Inductor, Data-rate < 25kbits/sIF BW=12.5k/18.5k/25k

FCC Pt.90/95ARIB T67EN 300-220 (NB)

ADF7021-N Narrow- 12.5KHz

842-916MHz 80-650MHz

TRx. External Inductor, Data-rate < 24kbits/sIF BW=9k/13.5k/18.5k

FCC Pt.15/90/95ARIB T67EN 300-220 (NB)Korean STD


ADF7021 Narrow-Band TransceiverKey Features:

Supports Multi-Band RF – Dual VCO: 433/868/915 MHz (Internal VCO), 80-650MHz (Ext L)

Programmable IF BW = 12.5, 18, 25kHz Programmable AFC Range PA Ramp Profile Programmable Modulation:

Raised-Cosine/Gaussian Shaped 2/3/4FSK, GMSK. Data Rates: 0.05–32.8kbps

Key Specs: Rx sensitivity: -115dBm at 9.6kbps (plot) ACP: = -50dBc, 12.5 and 25kHz channels (ARIB-T67 426MHz) ACR: = 39dB at +/- 25kHz Blocker: 69dB at 1MHz, 78dB at 5MHz (plot) IIP3 = -3dBm Min Gain, -24dBm Max Gain Image Rejection Cal 55dB (With Cal), < 30dB (Un-cal) Rx Power = 23mA (868MHz) Tx Output power = 13dBm.

Block Diagram


ADF7021-NNarrow-Band Transceiver for 12.5kHz channels

Targeted at 12.5kHz channelisations

Same as ADF7021 except for:Frequency range

Internal Inductor: 842-916 & 421-458 MHzExternal Inductor: 80-650 MHz

IF Filter Bandwidths9/12.5/18.5kHz IF filter Bandwidths

Anomaly FixesAnomalies listed in ADF7021 anomaly sheet have been fixed.

40dB ACR for 12.5kHz channels

Compliant to ETSI EN-300-220 and ARIB STD-T67 for 12.5kHz channel spacing


-130

-120

-110

2 3 4

Log (Data Rate)

-130 at 0.1kbps

-115 at 9.6kbps

>10km

2.7km

~6 km

Range

Rx Sens dBm

-123 at 1kbps

CompA-110 at 9.6kbps

CompA-115 at 2.4kbps

ADF7021Sensitivity vs. Datarate


ADF7021Wideband Blocking Performance

05

87

6-0

59

FREQUENCY OFFSET (MHz)

BL

OC

KIN

G (

dB

)

–10

0

10

20

30

40

50

60

70

80

90

–22 –18 –14 –10 –6 –2 0 2 6 10 14 18 22

RF FREQ = 868MHz WANTED SIGNAL (10dB ABOVE SENSITIVITY POINT) = 2FSK, fDEV = 4kHz, DATA RATE = 9.8kbpsBLOCKER = 2FSK,

fDEV = 4kHz, DATA RATE = 9.8kbpsVDD = 3.0V


ADF724x Family Overview

Blackfin/SharcDSP Interface

High Performance2.4 GHz Radio

Real Time ClockWake-up Controller

Packet Handler

GFSK65..2000 kbps

Application SupportFeatures

ADF7240 ADF7241

IEEE802.15.4250 kbps

Controller

Sampling Oct 2008


SRD Development Tools

Reference Boards ADI SRD Design Studiowww.analog.com/srddesign

Growing list of 3rd parties to aid in HW design, software, modules etc. Click on link to see list


3rd Party DevelopersFrom www.analog.com/srd just click on

Third Party Developers

Documents

The World Leader in High Performance Signal Processing Solutions ADI Confidential Information – Not for external distribution RF Standard Products Analog