13
Overview of BIST Overview of BIST - Organization Organization Overview of Testing Overview of Testing Why test? Why test? What do we test for? What do we test for? Product Life Cycle Product Life Cycle Manufacturing Test Manufacturing Test System Operation and Test System Operation and Test C. Stroud 9/09 Overview of BIST 1 System Operation and Test System Operation and Test The Testing Problem The Testing Problem What is BIST? How Does It Work? What is BIST? How Does It Work? Basic BIST Architecture Basic BIST Architecture A Simple BIST Design A Simple BIST Design Advantages & Disadvantages of BIST Advantages & Disadvantages of BIST

Overview of BIST Overview of BIST -- Organization Organization

  • Upload
    others

  • View
    18

  • Download
    0

Embed Size (px)

Citation preview

Page 1: Overview of BIST Overview of BIST -- Organization Organization

Overview of BIST Overview of BIST -- OrganizationOrganization

�� Overview of TestingOverview of Testing

��Why test?Why test?

��What do we test for?What do we test for?

�� Product Life CycleProduct Life Cycle

��Manufacturing TestManufacturing Test

��System Operation and TestSystem Operation and Test

C. Stroud 9/09 Overview of BIST 1

��System Operation and TestSystem Operation and Test

�� The Testing ProblemThe Testing Problem

�� What is BIST? How Does It Work?What is BIST? How Does It Work?

��Basic BIST ArchitectureBasic BIST Architecture

��A Simple BIST DesignA Simple BIST Design

�� Advantages & Disadvantages of BISTAdvantages & Disadvantages of BIST

Page 2: Overview of BIST Overview of BIST -- Organization Organization

Overview of TestingOverview of Testing�� Purpose of testing is to detect:Purpose of testing is to detect:

��Design errorsDesign errors during development processduring development process�� Design verification via logic & timing simulationDesign verification via logic & timing simulation

��DefectsDefects sustained during the manufacturing processsustained during the manufacturing process�� Evaluation of test effectiveness via fault simulationEvaluation of test effectiveness via fault simulation

�� Application of tests via test machines at:Application of tests via test machines at:

C. Stroud 9/09 Overview of BIST 2

��Wafer levelWafer level

��Device levelDevice level

��Board levelBoard level

��System level (sometimes system acts as test machine)System level (sometimes system acts as test machine)

��FaultsFaults occurring during system operationoccurring during system operation�� OnOn--line testing with Error Detection/Correction Codesline testing with Error Detection/Correction Codes

�� OffOff--line testing with systemline testing with system--level diagnostic testslevel diagnostic tests

“A fault causes an error which causes a system failure”“A fault causes an error which causes a system failure”

Page 3: Overview of BIST Overview of BIST -- Organization Organization

Overview of Testing (cont.)Overview of Testing (cont.)�� Testing during the product life cycle depends on:Testing during the product life cycle depends on:

��ApplicationApplication��Toy or home appliance Toy or home appliance –– manufacturing testing only manufacturing testing only

��Nuclear missile launch system Nuclear missile launch system –– testing throughout life cycletesting throughout life cycle

��System reliability & availabilitySystem reliability & availability��Downtime requirementsDowntime requirements

C. Stroud 9/09 Overview of BIST 3

��Cost resulting from downtimeCost resulting from downtime

��System complexitySystem complexity��Repair requirements & repair costsRepair requirements & repair costs

��Cost of product returnsCost of product returns��Customers’ perception of product qualityCustomers’ perception of product quality

��Product liability costsProduct liability costs

�� Designers/Test Engineers must consider product life cycleDesigners/Test Engineers must consider product life cycle

Page 4: Overview of BIST Overview of BIST -- Organization Organization

Typical Product Life CycleTypical Product Life Cycle

SpecificationsSpecifications

ArchitecturalArchitecturalDesignDesign

GateGateLevel DesignLevel Design

TransistorTransistorLevel DesignLevel Design

DeviceDeviceFabricationFabrication

Wafer TestWafer Test

Beh

avio

ral S

imul

atio

nB

ehav

iora

l Sim

ulat

ion

Log

ic &

Tim

ing

Sim

ulat

ion

Log

ic &

Tim

ing

Sim

ulat

ion

RT

L S

imul

atio

nR

TL

Sim

ulat

ion

Tim

ing

Sim

ulat

ion

Tim

ing

Sim

ulat

ion

Tes

t B

ench

Tes

t B

ench

Fun

ctio

nal

Fun

ctio

nal

Vec

tors

Vec

tors

Fun

ctio

nal V

ecto

rsF

unct

iona

l Vec

tors

Tes

t M

achi

nes

Tes

t M

achi

nes

TransistorTransistorFaultsFaults

GateGateFaultsFaults

C. Stroud 9/09 Overview of BIST 4

DesignDesign

RegisterRegisterLevel DesignLevel Design

Level DesignLevel Design

PhysicalPhysicalDesignDesign Device TestDevice Test

PackagingPackaging

Log

ic &

Tim

ing

Sim

ulat

ion

Log

ic &

Tim

ing

Sim

ulat

ion

RT

L S

imul

atio

nR

TL

Sim

ulat

ion

Tim

ing

Sim

ulat

ion

Tim

ing

Sim

ulat

ion

Tes

t B

ench

Tes

t B

ench

Fun

ctio

nal

Fun

ctio

nal

Vec

tors

Vec

tors

Fun

ctio

nal V

ecto

rsF

unct

iona

l Vec

tors

Tes

t Vec

tors

Tes

t Vec

tors

Tes

t M

achi

nes

Tes

t M

achi

nes

Product Development & Design VerificationProduct Development & Design VerificationProduct Development & Design VerificationProduct Development & Design Verification ManufacturingManufacturingManufacturingManufacturing

BridgingBridgingFaultsFaults

Page 5: Overview of BIST Overview of BIST -- Organization Organization

Continued Life Cycle for Complex SystemsContinued Life Cycle for Complex Systems

Shipping &Shipping &InstallationInstallation

InstallationInstallationTestTest

Fault IsolationFault Isolation& Location Test& Location Test

Faulty PCBFaulty PCBReplacementReplacement

PCBPCBFabricationFabrication

Board TestBoard Test

Tes

t Vec

tors

Tes

t Vec

tors

Tes

t M

achi

nes

Tes

t M

achi

nes

Dia

gnos

isD

iagn

osis

Tes

ts F

ail

Tes

ts F

ail

--lin

e F

ault

Det

ecti

onlin

e F

ault

Det

ecti

on

C. Stroud 9/09 Overview of BIST 5

Routine TestRoutine Test

ReRe--TestTest

Tes

tsT

ests

Pas

sP

ass

System OperationSystem OperationSystem OperationSystem Operation

System TestSystem Test

System AssemblySystem Assembly

Manufacturing FacilityManufacturing FacilityManufacturing FacilityManufacturing Facility

Syst

emSy

stem

Dia

gnos

isD

iagn

osis

Rep

air

Rep

air

InIn--serviceservice

On

On--

Faulty PCB(s)Faulty PCB(s)Shipped for RepairShipped for Repair

Page 6: Overview of BIST Overview of BIST -- Organization Organization

Comments on Product Life CycleComments on Product Life Cycle

�� Simple, inexpensive, consumer productsSimple, inexpensive, consumer products

��Relative simple system level testingRelative simple system level testing

��May throw away faulty PCBsMay throw away faulty PCBs��Too expensive to repairToo expensive to repair

�� Complex, expensive, highly reliable/available productsComplex, expensive, highly reliable/available products

��Require complex systemRequire complex system--level testinglevel testing

C. Stroud 9/09 Overview of BIST 6

��Require complex systemRequire complex system--level testinglevel testing��To ensure faultTo ensure fault--free working systemfree working system

��To identify faulty replaceable componentsTo identify faulty replaceable components

��Will have faulty PCBs repairedWill have faulty PCBs repaired��PCBs in excess of $1KPCBs in excess of $1K

��Too expensive to throw awayToo expensive to throw away

�� Most systems fall somewhere between these two extremesMost systems fall somewhere between these two extremes

Page 7: Overview of BIST Overview of BIST -- Organization Organization

The Testing ProblemThe Testing Problem

�� Circuit complexity is increasingCircuit complexity is increasing

��More than 100 million transistors/chip is commonMore than 100 million transistors/chip is common��Largest chips currently over Largest chips currently over 1 billion1 billion

��Embedded cores Embedded cores ⇒⇒ chips chips ⇒⇒ boards boards ⇒⇒ systemssystems

��MixedMixed--signal chips and systems (digital & analog)signal chips and systems (digital & analog)

��New technologies introduce new types of faultsNew technologies introduce new types of faults

C. Stroud 9/09 Overview of BIST 7

��New technologies introduce new types of faultsNew technologies introduce new types of faults

�� Risk of manufacturing/fabrication defects is increasingRisk of manufacturing/fabrication defects is increasing

��Larger die size: more area Larger die size: more area ⇒⇒ more defectsmore defects

��Smaller feature size: thinner & closer lines Smaller feature size: thinner & closer lines ⇒⇒ more more opens/shortsopens/shorts

��New defect models: closer lines New defect models: closer lines ⇒⇒ more crossmore cross--talktalk

��Higher performance: more critical paths Higher performance: more critical paths ⇒⇒ more delay faultsmore delay faults

Page 8: Overview of BIST Overview of BIST -- Organization Organization

The Testing Problem (cont.) The Testing Problem (cont.) �� Test accessibility is decreasingTest accessibility is decreasing

��ICs have more gates & fewer pinsICs have more gates & fewer pins��Pin count increased 3 orders of magnitude in 40 yearsPin count increased 3 orders of magnitude in 40 years

��Transistor count increased 8 orders of magnitude in 40 yearsTransistor count increased 8 orders of magnitude in 40 years

��22--sided surfacesided surface--mount components & multimount components & multi--layer PCBslayer PCBs�� InIn--circuit testing is no longer feasiblecircuit testing is no longer feasible

C. Stroud 9/09 Overview of BIST 8

�� Cost of developing tests is increasingCost of developing tests is increasing

��DataquestDataquest: 22% of development cost (1988) : 22% of development cost (1988) ⇒⇒ 40% (1998)40% (1998)��Manual test development requires 12 to 24 peopleManual test development requires 12 to 24 people--monthsmonths

��Algorithmic complexity of test CAD toolsAlgorithmic complexity of test CAD tools ((NN = # gates)= # gates)��Logic simulation = Logic simulation = OO((NN),), fault simulation = fault simulation = OO((NN22)), , ATPG = ATPG = OO((NN33))�� “Classical” fault models are no longer accurate“Classical” fault models are no longer accurate

��Accurate fault models are difficult to simulate/emulateAccurate fault models are difficult to simulate/emulate

Page 9: Overview of BIST Overview of BIST -- Organization Organization

The Testing Problem (cont.)The Testing Problem (cont.)�� Automatic Test Equipment (ATE) cost is increasingAutomatic Test Equipment (ATE) cost is increasing

��Production ATE to test a $50 VLSI chip > $1MProduction ATE to test a $50 VLSI chip > $1M�� SematechSematech predicts chip tester in 2010 will cost ~ $20Mpredicts chip tester in 2010 will cost ~ $20M

��Most people agree we are already thereMost people agree we are already there�� It costs more to test a transistor than to manufacturer itIt costs more to test a transistor than to manufacturer it

��AtAt--speed testing needs more expensive ATEspeed testing needs more expensive ATE�� Product testing goes on long after design is complete Product testing goes on long after design is complete

C. Stroud 9/09 Overview of BIST 9

��Cumulative testing cost must be consideredCumulative testing cost must be considered��Cost of fault location/identification and repairCost of fault location/identification and repair

Note:Sun MicrosystemsSun Microsystemsclaims multiplier > 10for complex systems

ICICTestTestICIC

TestTest

BoardBoardTestTest

BoardBoardTestTest

SystemSystemTestTest

SystemSystemTestTest

FieldFieldTestTestFieldFieldTestTest

Costper

Fault$

Costper

Fault$

$1000$1000

$100$100

$10$10

$1$1

Note:Sun MicrosystemsSun Microsystemsclaims multiplier > 10for complex systems

ICICTestTest

BoardBoardTestTest

SystemSystemTestTest

FieldFieldTestTest

Costper

Fault$

$1000

$100

$10

$1

Page 10: Overview of BIST Overview of BIST -- Organization Organization

Basic Test ProcessBasic Test Process�� Test Machine: Test Machine:

��Applies input test patterns (aka test vectors) to CUTApplies input test patterns (aka test vectors) to CUT��Compares CUT output response to known good circuit Compares CUT output response to known good circuit

output responseoutput response��For the given set of input test patternsFor the given set of input test patterns��Usually obtained from simulationUsually obtained from simulation

�� CUT gives correct response to all test vectorsCUT gives correct response to all test vectors��Assumed to be faultAssumed to be fault--freefree

C. Stroud 9/09 Overview of BIST 10

��Assumed to be faultAssumed to be fault--freefree�� CUT gives incorrect response to 1 or more text vectorsCUT gives incorrect response to 1 or more text vectors

��Assumed to be faultyAssumed to be faulty

Expected OutputExpected OutputResponsesResponses

FaultyFaultyCircuitsCircuits

FaultFault--freefreeCircuitsCircuitsTestTest

VectorsVectorsCircuitCircuit

Under TestUnder Test

MismatchMismatchNo No mismatchesmismatches

Test MachineTest Machine

CompareCompare

Expected OutputExpected OutputResponsesResponses

FaultyFaultyCircuitsCircuits

FaultFault--freefreeCircuitsCircuitsTestTest

VectorsVectorsCircuitCircuit

Under TestUnder Test

MismatchMismatchNo No mismatchesmismatches

Test MachineTest Machine

CompareCompare

Page 11: Overview of BIST Overview of BIST -- Organization Organization

What is BIST? How does it work?What is BIST? How does it work?�� “... “... the ability of logic to verify a failurethe ability of logic to verify a failure--free status free status

automatically, without the need for externally applied test automatically, without the need for externally applied test stimuli (other than power and the clock), and without the stimuli (other than power and the clock), and without the need for the logic to be part of a running systemneed for the logic to be part of a running system.” .” -- Richard Richard SedmakSedmak, ITC’80, ITC’80

�� “... “... any of the methods of testing an integrated circuit (IC) any of the methods of testing an integrated circuit (IC) that uses special circuits designed into the IC. This circuitry that uses special circuits designed into the IC. This circuitry

C. Stroud 9/09 Overview of BIST 11

that uses special circuits designed into the IC. This circuitry that uses special circuits designed into the IC. This circuitry performs test functions on the IC, and signals whether the performs test functions on the IC, and signals whether the parts of the IC covered by the BIST circuits are working parts of the IC covered by the BIST circuits are working properlyproperly.” .” -- SEMATECH Official Dictionary Rev 5.0SEMATECH Official Dictionary Rev 5.0

�� ““ The basic idea of BIST, in its most simple form, is to design The basic idea of BIST, in its most simple form, is to design a circuit so that the circuit can test itself and determine a circuit so that the circuit can test itself and determine whether it is ‘good’ or ‘bad’…whether it is ‘good’ or ‘bad’…” ” -- C. Stroud, A Designer’s C. Stroud, A Designer’s Guide to BISTGuide to BIST

Page 12: Overview of BIST Overview of BIST -- Organization Organization

Basic BIST ArchitectureBasic BIST Architecture

Test PatternTest PatternGenerator (TPG)Generator (TPG)

Output ResponseOutput ResponseAnalyzer (ORA)Analyzer (ORA)

TestTestControllerController

BIST StartBIST Start BIST DoneBIST Done

PassPassFailFail

C. Stroud 9/09 Overview of BIST 12

CircuitCircuitUnderUnderTestTest

(CUT)(CUT)

InputInputIsolationIsolationMUXMUXSystem System

InputsInputs

System System OutputsOutputs

Page 13: Overview of BIST Overview of BIST -- Organization Organization

Advantages & Disadvantages of BISTAdvantages & Disadvantages of BIST

Advantages:Advantages:�� Vertical testabilityVertical testability

��Wafer to systemWafer to system�� High diagnostic resolutionHigh diagnostic resolution�� AtAt--speed testingspeed testing�� Reduced need for external Reduced need for external

test equipmenttest equipment

Disadvantages:Disadvantages:�� Area overheadArea overhead�� Performance penaltiesPerformance penalties�� Additional design time & Additional design time &

efforteffort�� Additional risk to projectAdditional risk to project�� Lack of orthogonal testingLack of orthogonal testing

C. Stroud 9/09 Overview of BIST 13

test equipmenttest equipment�� Reduced test development Reduced test development

time & efforttime & effort�� More economical burnMore economical burn--in in

testingtesting�� Reduced manufacture test Reduced manufacture test

time & costtime & cost�� Reduced timeReduced time--toto--marketmarket

�� Lack of orthogonal testingLack of orthogonal testing