FEE design, What is FEE design, What is available and what is next?available and what is next?

Mircea CiobanuMircea Ciobanu

1111thth CBM Collaboration Meeting CBM Collaboration MeetingFebruary 26-29, 2007, GSIFebruary 26-29, 2007, GSI

FEE1 PADIPADI

OutlineOutline

A short description of what hardware we A short description of what hardware we have in this moment, usable for future R&D have in this moment, usable for future R&D works.works.

Summary for the next discussions.Summary for the next discussions.

FEE 1, a new lot of 20 FEE 1, a new lot of 20 pcb's are in pcb's are in productionproduction

The FEE1 card was designed for the early stage R&D of The FEE1 card was designed for the early stage R&D of the MMRPCs and is using standard hardware interfaces the MMRPCs and is using standard hardware interfaces with commercial digitizers (TDC's, QDC's). It's based on with commercial digitizers (TDC's, QDC's). It's based on three amplifier stages made with commercial low noise three amplifier stages made with commercial low noise broad bandwidth MMICs, a PIN diode attenuator for the broad bandwidth MMICs, a PIN diode attenuator for the gain control and a fast ECL leading edge discriminator.gain control and a fast ECL leading edge discriminator.

This card is used by many groups developing RPC as This card is used by many groups developing RPC as a FEE during the R&D on detector design: a FEE during the R&D on detector design: Germany Germany (GSI-Darmstadt, PI-Heidelberg, FZD-Rossendorf), (GSI-Darmstadt, PI-Heidelberg, FZD-Rossendorf), Korea (Seoul), Romania (NIPNE-Bucharest, in two Korea (Seoul), Romania (NIPNE-Bucharest, in two research groups), Rusia (Moskau) and Spain (Santiago research groups), Rusia (Moskau) and Spain (Santiago de Compostela).de Compostela).

The final parameters of this 4 channel card are: The final parameters of this 4 channel card are: maximum gain 400, bandwidth 1 GHz, noise referred maximum gain 400, bandwidth 1 GHz, noise referred to input ~20 to input ~20 VRMS, time resolution VRMS, time resolution tEtE=7 ps (@ 5mV =7 ps (@ 5mV

input signal), crosstalk between channels below -70 input signal), crosstalk between channels below -70 dB, power consumption 1.85 W/channel, dimensions dB, power consumption 1.85 W/channel, dimensions 125 mm x 100 mm.125 mm x 100 mm.

FEE5FEE5 The FEE5 is a highly integrated 16 channels card which holds The FEE5 is a highly integrated 16 channels card which holds

the basic features of FEE1 but has lower power consumption the basic features of FEE1 but has lower power consumption per channel and is connected directly with the custom designed per channel and is connected directly with the custom designed digitizer TACQUILA 3. This board contains a fast test generator digitizer TACQUILA 3. This board contains a fast test generator which can be remotely enabled or disabled, and receives from which can be remotely enabled or disabled, and receives from TACQUILA the threshold voltage and the latch enable/disable TACQUILA the threshold voltage and the latch enable/disable signalssignals

The final parameters which we reached for this card are: The final parameters which we reached for this card are: maximum gain of 220, bandwidth of 1.5 GHz, noise referred maximum gain of 220, bandwidth of 1.5 GHz, noise referred to input <25 to input <25 VRMS, VRMS, tE=15ps (@ 5mV input signal), =15ps (@ 5mV input signal),

crosstalk between channels less then -43 dB, power crosstalk between channels less then -43 dB, power consumption of 0.51 W/channel, dimensions of 155 mm x 95 consumption of 0.51 W/channel, dimensions of 155 mm x 95 mm.mm.

400 cards were 400 cards were successfullysuccessfully build and build and 4200 channels are within FOPI4200 channels are within FOPI

FEE-NINO 3 pcsFEE-NINO 3 pcs

GSI-DVEE has developed a GSI-DVEE has developed a new tool for TACQUILAnew tool for TACQUILA

High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System

K.Koch, E.Badura, 2007-IEEE Nuclear Science Symposium Conference Record, N15-23

This adapter allows Time over Threshold measurements

0 5 10 15 20 25 30 35 400

6

12

18

24

30

36

42

0

500

1000

1500

2000

2500

3000

3500

QD

C-o

utpu

t-co

de

TACQUILA "time difference" QDC "piggy back"

time

over

thr

esho

ld / n

s

pulse width / ns

Time-Over-Threshold

with TACQUILA

The results of the time over threshold measurements are depicted in Fig. 5 and show an outstanding linearity of the pulse width (red line) and are in principle not limited to long pulses. The minimum pulse length is about 1ns. For comparison the data from the simultaneously obtained amplitude measurement with the QDC card of the TACQUILA system is shown (green line). In the case of the QDC, the range is restricted to 10 bit in the TACQUILA system.

High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System

K.Koch, E.Badura, 2007 IEEE Nuclear Science Symposium Conference Record, N15-23

And also Double-Hit measurements

0 10 20 30 40 50 60 70 80 90 100 1100

10

20

30

40

50

60

70

80

90

100

110

mea

sure

d tim

e di

ffer

ence

/ n

s

time distance of pulses / ns

data linear fit

Double-Hitwith TACQUILAThe result of double-hit measurements

generated with double pulses on one input channel.

With a single pulse width of 2ns, the minimum distance between two pulses is

obtained to be about 7ns to get separated timing information

.The timing resolution between two hits on one channel is the same as of two separate channels (<10ps) without using the double-hit card.

High Resolution Double Hit Timing and Time Over Threshold Measurement Feasibility for the TACQUILA System

K.Koch, E.Badura, 2007 IEEE Nuclear Science Symposium Conference Record, N15-23

PADI Test pcb, 2pcs.PADI Test pcb, 2pcs.

The PADI together with aThe PADI together with aSC Diamond (4 pixels) detectorSC Diamond (4 pixels) detector

PADI test PCBPADI test PCB

LVDS-PECLLVDS-PECL

Converter PCBConverter PCB

Interface PCBInterface PCB

+5V,GND,THR+5V,GND,THR

connectionsconnections

Time Output'sTime Output's

LAN-K5 cableLAN-K5 cable

~2.1m~2.1m

Connection'sConnection's

with with

SC DiamondSC Diamond

Pixel DetectorPixel Detector

September 25 - 28, 2007 DresdenSeptember 25 - 28, 2007 Dresden

Summary for the next discussions:Summary for the next discussions:

From 20 FEE1 which are in production now, From 20 FEE1 which are in production now,

- 4 pcs for Daniel Stach FZD – Rossendorf- 4 pcs for Daniel Stach FZD – Rossendorf

- 4 pcs for V.Ammosov and F.Guber ITEP – Moscow- 4 pcs for V.Ammosov and F.Guber ITEP – Moscow

- 2 pcs for India- 2 pcs for India

We acknowledge the support of the European We acknowledge the support of the European Community- Community-

Research Infrastructure Activity under the FP6 Research Infrastructure Activity under the FP6

"Structuring the European "Structuring the European Research Area" programme Research Area" programme (HadronPhysics, contract number RII3-CT-2004-506078).(HadronPhysics, contract number RII3-CT-2004-506078).