6
Frederick University Computer Engineering Faculty Freshman Computer Engineering (ACOE101) Experiment #4 Logic Circuit Simulation Student’s Name: Semester: Date: Assessment: Assessment Point Weight Grade Methodology and correctness of results Discussion of results Participation Assessment Points’ Grade: Comments:

Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

Embed Size (px)

Citation preview

Page 1: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

Frederick UniversityComputer Engineering Faculty

Freshman Computer Engineering (ACOE101)

Experiment #4

Logic Circuit Simulation

Student’s Name:

Semester: Date:

Assessment:

Assessment Point Weight Grade

Methodology and correctness of results

Discussion of results

Participation

Assessment Points’ Grade:

Comments:

Page 2: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

ACOE101: Freshman Computer Engineering Experiment # 4

Experiment #3:Logic Circuit Simulation

Objectives:The objectives of this experiment are to show students:

1. how to enter a logic circuit to a circuit simulator,

2. how to simulate the logic circuit, using various simulator tools

Procedure:Exercise 1: (a) Draw the following circuit diagram in the Multisim schematic editor.

Figure 1.

i) Place the gate components by clicking on the corresponding gate icon as shown in Fig. 2.

© Konstantinos Tatas Page 2

A

B

CX

Page 3: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

ACOE101: Freshman Computer Engineering Experiment # 4

Figure 2. Component placement

ii) Draw wires to connect the gate inputs and outputs by holding the left mouse button as shown in Figure 3.

Figure 3. Wiring components together

© Konstantinos Tatas Page 3

Page 4: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

ACOE101: Freshman Computer Engineering Experiment # 4

(b) Connect a word generator to the inputs (A, B and C), and a logic analyzer to the the inputs and the output (X) from the “instruments” tab, as shown in Figure 4.

Figure 4. Input and output instruments

(c) Input the following waveforms (Figure 5a) using the function generator in binary or hexadecimal form as shown in Figure 5b. Draw the Waveform on X. First write down the input word combinations in Figure 5a, keeping in mind that A corresponds to the Least Significant Bit and C to the Most Significant Bit.

© Konstantinos Tatas Page 4

Page 5: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

ACOE101: Freshman Computer Engineering Experiment # 4

a)

b)

Figure 5. Waveform input using word generator

(d) Open the Logic Analyzer View, Select “Burst” on the Word Generator window, and press the Activate Simulation Switch if necessary.

(e) View the output waveform on the logic analyzer screen, as shown in Figure 6.

© Konstantinos Tatas Page 5

Page 6: Experiment #1: - staff.fit.ac.cystaff.fit.ac.cy/com.tk/ACOE101/ACOE101Lab4.doc  · Web viewDraw the following circuit diagram in the Multisim schematic editor. Figure 1. i) ... First

ACOE101: Freshman Computer Engineering Experiment # 4

Figure 6. Viewing output waveform

Questions1. Compare the waveforms of Figure 5a and Figure 6.

© Konstantinos Tatas Page 6