CSC 370 (Blum) 1

Memory

CSC 370 (Blum) 2

Random Access Memory

• Random Access Memory (RAM), a.k.a. main memory is the temporary holding place for code that is being executed, has recently been executed or is soon to be executed, as well as the associated data.

• It must be easy and fast to change (write to) in order to work efficiently with the processor.

CSC 370 (Blum) 3

RAM versus ROM

• RAM is distinct from ROM in that it is easily both read and written, whereas, ROM (Read-Only Memory) is easy to read but difficult to write (burn). – RAM is sometimes called Read-Write Memory

• RAM also differs from ROM in that RAM is volatile, meaning that it requires power. When the power is turned off, the information is lost.

CSC 370 (Blum) 4

Blurring the Distinction

• NVRAM: Non-Volatile Random Access Memory, is RAM that does not lose its data when the power goes off. – A separate power source such as a battery

allows the RAM to hold onto its information until it can be written to more permanent form: to EEPROM or to storage (disk)

– Some modems use it to keep phone numbers and/or modem profiles.

CSC 370 (Blum) 5

Blurring the Distinction II

• Flash memory: A version of EEPROM that can be erased and reprogrammed in blocks rather than one byte at a time. This makes writing (burning) easier/faster. – Many PCs use flash memory for their BIOS – a

flash BIOS. – Flash memory is often used in modems, as it

allows the manufacturer to support new protocols as they become standardized.

CSC 370 (Blum) 6

Types of RAM

• RAM is divided into two main categories: • Static RAM (SRAM)

– The value corresponds to a steady current.

• Dynamic RAM (DRAM) – The value corresponds to a charge. – It’s “dynamic” because it is hard to keep a charge in a

given place. Charges leak away. – When your purpose is to hold a value, being “dynamic”

is not good. – The charge has to be refreshed.

CSC 370 (Blum) 7

SRAM Pros

• Speed– SRAM is faster than DRAM, because DRAM

requires refreshing which takes time

• Simplicity – SRAM is simpler to use than DRAM, again

because DRAM requires refreshing

CSC 370 (Blum) 8

SRAM Cons• Size

– SRAM is a more complicated circuit, it involves more transistors than DRAM, and hence it is larger

• Cost– Again SRAM is more transistors and so it costs more

• Power– Since SRAM involves a constant current, it uses more

power than DRAM

• Heat– Again since SRAM involves a constant current, it produces

more heat

CSC 370 (Blum) 9

Use of SRAM

• Because of the size/cost/power/heat issues SRAM is used sparingly – only when its speed advantage outweighs its many disadvantages.

• SRAM is used for cache, which is used to speed up the processor’s interaction with memory.

CSC 370 (Blum) 10

Main Memory

• Because of the size and cost issues, main memory is made of DRAM.

• The read action serves to refresh the charge in DRAM. Therefore the refresh cycle effectively consists of reading the memory (though not doing anything with what is read).

CSC 370 (Blum) 11

Random versus Sequential Access

• Memory is written and read in bytes.

• The term “random access” implies that a given byte can be accessed (read or written) without proceeding through all of the previous bytes of data being held (as is the case in a sequential devices such as a tape).

• A byte is accessed by using its address.

CSC 370 (Blum) 12

Input port 1 Accumulator

ALU FlagsInput port 2

Prog. counter

Mem.Add.Reg.

Memory

MDR

Instr. Reg.

Control

C

B

TMP

Output port 3

Output port 4

Display

Keyboard encoder

Bus

CSC 370 (Blum) 13

Memory Address Register

• Recall that the Memory Address Register is for holding the address of the memory that is currently being processed. – That memory location may hold an instruction

or data (stored program concept).

• At this lowest level, addresses are absolute but at a higher level addresses may be relative or absolute.

CSC 370 (Blum) 14

Northbridge middleman• In more sophisticated than the one just considered,

the addresses will be placed on the address bus connecting the microprocessor to the Northbridge.

• Thus there are two speeds to consider– The bus speeds (address and data) between the

processor and Northbridge. – The memory speed between the Northbridge and

memory.

• Taking advantage of higher FSB speeds requires using faster memory.

CSC 370 (Blum) 15

Like an ArrayAddress Value

0000 AB

0001 34

0002 73

0003 84

0004 CC

… …

CSC 370 (Blum) 16

Actually it’s more like a two dimensional

array 00 01 02 …

00 AB 34 73 …

01 FF 56 65 …

02 34 B3 27 …

… … … … …

CSC 370 (Blum) 17

Two selects

• A unit of memory (a cell) has two select inputs (a.k.a. strobes).

• The address is split into two parts which can be thought of as the row and the column addresses.

• This two-dimensional approach saves on the number of inputs a given memory chip must have. – As the transistor density continues to grow, one of the

most difficult aspects of chip engineering becomes having enough external inputs to properly control all of that internal circuitry.

CSC 370 (Blum) 18

Memory Access and Access Time

• Accessing memory, reading or writing it, requires the selection of the appropriate cell. This is handled by the memory controller.

• Once a cell has been selected, then information is sent out to the data bus (read) or brought in from the data bus (write).

• The time required for select preparation and then the actual reading or writing is known as access time. – Access time is not the only time associated with DRAM.

Recall it must also be refreshed periodically.

CSC 370 (Blum) 19

The steps of a simple read

1. Place the address on the address bus. 2. The memory address controller splits the address

into two parts. 3. The lower half (think of it as the row) is sent to

the chips. 4. Once the address has had time to stabilize, a

signal is sent telling the memory chips to look at the row address.

5. A row is now selected. This refreshes the row. (Refreshing is done row by row).

CSC 370 (Blum) 20

The steps of a simple read (Cont.)

6. The upper part of the address (the column) is now sent to the chips.

7. Once the address has had time to stabilize, a signal is sent telling the memory chips to look at the column address.

8. The data goes from selected cell to buffer (Memory Data Register).

9. Data goes from buffer to the bus where it is read by processor or whatever.

CSC 370 (Blum) 21

Input port 1 Accumulator

ALU FlagsInput port 2

Prog. counter

Mem.Add.Reg.

Memory

MDR

Instr. Reg.

Control

C

B

TMP

Output port 3

Output port 4

Display

Keyboard encoder

Bus

CSC 370 (Blum) 22

Access Time

• The time to prepare the address and then read or write the data is known as memory’s access time.

• DRAM access times typically fall in the 10’s to 100’s of nanoseconds range. – A nanosecond (ns) is 10-9 s. In a 1-GHz processor, a

clock cycle is 1 ns. If DRAM has an access time of 60 ns, this corresponds to 60 of the processor’s clock cycles.

– Even this is somewhat misleading since two consecutive accesses to the same memory location may be even slower.

CSC 370 (Blum) 23

Memory Speed• The speed differences in various DRAM

technologies is not so much in different access times but in how much data is accessed in an access time.

• In addition, since much of the access time involves address preparation. Time can be saved when the next location to be accessed is nearby the once just accessed. – Some DRAM technologies manage to cut down the

number of steps involved in subsequent memory accesses.

CSC 370 (Blum) 24

Speed Comparison

• SRAM may typically have an access time of 10 ns compared to DRAM 60 ns. Plus SRAM does not have the back-to-back read/refresh issues of DRAM.

• On the other hand, disk access speeds fall into the millisecond range, which is hundreds to thousands of times slower than DRAM.

CSC 370 (Blum) 25

Another Speed Issue• Recall that code that rarely changes, such as the BIOS, is

stored in ROM. • Accessing Rom can be slow, with access times in the

hundreds of ns, compared to a typical DRAM access time of 60 ns.

• To improve access time the contents of some of the ROM is copied into RAM. This is known as ROM Shadowing.

• A device’s Memory Range are memory locations associated with that device to hold its shadowed BIOS. They are placed in what is called “upper memory.”

• (Strictly speaking not a system resource.)

CSC 370 (Blum) 26

Memory Range for NIC

CSC 370 (Blum) 27

Absolute and Relative Address

• Data is accessed using its address, there are two ways to address a value– In absolute addressing, the addresses used are

the actual addresses of the data (or code) in main memory.

– In relative addressing, one does not use the actual address of the data but rather one indicates the offset, i.e. how far the address is from some base address.

CSC 370 (Blum) 28

Addresses

CSC 370 (Blum) 29

Like an Array

• Relative Addressing is like an array. – If one refers to the array itself, one is referring

to the base address. – The indices then act like the offset, referring

one to so many addresses beyond the base. – This is why indices usually start at 0. The first

element in the array is stored at the base address, i.e. the offset is 0.

CSC 370 (Blum) 30

Higher levels

• The relative addressing approach is important for any code higher than machine language.

• It is not known ahead of time where in memory such code will be loaded and so the relative address approach is required.

CSC 370 (Blum) 31

Big programs

• Relative addressing also allows one to execute a program that is larger than the amount of memory allotted to it.

• A large program will be stored on disk, only a portion of it (a page or segment) will be in memory when the program is executing.

• When the processor is ready to move onto a different portion of the program, the current page is swapped with a page that is stored on disk.

CSC 370 (Blum) 32

Paging

• The program on disk is laid out using relative addressing.

• Then as a section of code is placed in memory (a process known as swapping or paging) the relative addresses are translated into absolute addresses. – During the course of running the program different

relative addresses may correspond to the same absolute (physical) address – at different times, of course.

CSC 370 (Blum) 33

Paging and Non-Paging

• At any one time, the memory will have the operating system and various applications in memory. – Applications and some parts of the operating

system are swapped in and out. – Other items such as the kernel of the operating

system are always in memory.

• Thus the memory pool is divided into the paged pool and the non-paged pool.

CSC 370 (Blum) 34

Virtual Memory

• The use of some disk space as an “extension” of memory is known as virtual memory. – Physical memory, on the other hand, is the

actual DRAM chips.

• The total amount of memory addresses (virtual included) is called the address space.

CSC 370 (Blum) 35

The Memory Address Bus

• There are actually two buses associated with connecting the processor and memory: one for addresses and one for data.

• While most specs one hears about concern the memory data bus (the Front-side bus FSB), the address bus is important, especially its width, for determining how many things can be addressed.

CSC 370 (Blum) 36

Amount of Memory

• Because swapping involves accessing the hard disk which is hundreds to thousands of times slower than accessing memory, one wants to limit swapping by having a lot of memory and thus larger pages that require less frequent swapping. – In many cases upping the amount of memory has

a more noticeable effect on performance than improving a change in the processor speed.

CSC 370 (Blum) 37

Amount of Memory (2)

• See page 205 of PC Hardware in a Nutshell for their recommendations for the amount of memory based on type of usage and the operating system installed.

CSC 370 (Blum) 38

A way to check the amount Start/Settings/Control Panel/System

CSC 370 (Blum) 39

A way to check the amount On the general tab

CSC 370 (Blum) 40

Allocation

• When a variable is declared, one is allocating memory to be used by the program.

• De-allocation is the release of memory by a program.

• In more modern programming languages, the details of de-allocation are handled by the “garbage collector”. – The programmer still has some responsibilities.

CSC 370 (Blum) 41

Memory Leak

• A poorly written program that does not free up memory that it is no longer using is said to have a “memory leak”.

• If a program uses more and more memory it will exceed the amount the entire program can be allocated and the program will crash.

CSC 370 (Blum) 42

Poor Recursive Program

CSC 370 (Blum) 43

Poor Recursive Program Result

CSC 370 (Blum) 44

Types of DRAM

• Asynchronous– The processor timing and the memory timing

(refreshing schedule) were independent. Thus the processor might have to wait until the memory “window” was open for access.

• Synchronous (SDRAM) – The processor and memory timing are linked.

This allows for more efficient processor-memory interaction.

CSC 370 (Blum) 45

The Role of Cache• It’s important to remember the role of cache (SRAM)

when trying to understand the distinction between various types of DRAM.

• Over 90% of the time the processor finds what it needs in cache.

• But when one needs to access memory, one caches that the value held in that memory location as well as many of the value in the nearby locations (because they are likely to be needed as well – locality of reference).

• So the differences are often in not an individual access but in the accessing of a larger amount of data for the purposes of caching it.

CSC 370 (Blum) 46

Asynchronous DRAM

• Asynchronous DRAM was common until the mid to late 1990’s but not is out-dated. – Fast Page Mode

• What made FPM fast was that the same row but different columns of data could be accessed without forcing one to reselect the row strobe.

– Extended Data Out (EDO)• What was “extended” about EDO was that it could go longer

between refreshes.

– Burst Extended Data Out (BEDO) • Consecutive data was fetched in “bursts” saving on the

addressing part of access time.

CSC 370 (Blum) 47

Synchronous DRAM

• Since the mid to late 1990’s SDRAM has taken over as the standard for use in main memory. – JEDEC (Joint Electron Device Engineering

Council) or PC66 or Ordinary SDRAM operates with bus speeds up to 66MHz, now is outdated.

– PC100 SDRAM that works at higher bus speed of 100 MHz

CSC 370 (Blum) 48

Synchronous DRAM (Cont.)

– PC133 SDRAM operates at bus speed of 133 MHz and slower. This is a standard memory these days.

– There are two versions of PC133 SDRAM that differ in “latency.”

– Latency is the time you spend waiting until conditions are right to proceed with some action.

CSC 370 (Blum) 49

CAS Latency• CAS: Column Address Strobe Latency• Recall that memory was laid out in rows and columns. • The row address is readied, then there is some delay

(known as RAS-to-CAS Delay). Next the column address is readied, then there is a delay and finally one can read or write. This second waiting is known as CAS Latency.

• For CAS-2 the wait is 2 clock cycles and for CAS-3 the wait is 3 clock cycles.

• But you need a chipset that can take advantage.

CSC 370 (Blum) 50

DDR-SDRAM• Double Data Rate Synchronous DRAM• One allows data to be accessed on both the

positive and negative edge of the clock (double pumping). This effectively doubles the throughput. – The associated chips go by PC200 (double PC100) or

PC266 (double PC 133)– But the memory modules are designated by

throughput. With a 64-bit bus (8 bytes) operating at PC200 (double pumped 100MHz bus), the DDR module goes by PC1600

• 1600 = 200 8

CSC 370 (Blum) 51

Rambus DRAM

• Rambus DRAM or RDRAM • A proprietary memory technology produced

by Rambus. • It is a competitor of the DDR-SDRAM but

it seems to be losing out. – Which is better depends to the situation. – For very high memory usage in P4 systems,

RDRAM might be better.

CSC 370 (Blum) 52

Serial Presence Detect• With all of the different types of memory, the

computer needed a way to determine the specs of the memory installed so that it could be used efficiently.

• This is the job of the Serial Presence Detect (SPD).

• Data usually stored on the stick itself that inform the BIOS of the module's size, data width, speed, and voltage.

• Previously done by the parallel presence detect (PPD).

CSC 370 (Blum) 53

Memory Packaging

• How memory is packaged– DIP: Dual inline pin Package (OLD)

• Rectangular, has pins on both sides

• 386

– SIPP: single inline chip packages (OLD)• Little circuit board with memory chip

• Has pins, hard to install

CSC 370 (Blum) 54

Memory modules (Cont.)

• SIMM single inline memory module – Like SIPP but no pins, easier to install– a 32-bit path to the memory

72-pin SIMM

30-pin SIMM

CSC 370 (Blum) 55

Memory modules (Cont.)

• DIMM dual in-line memory module, – a 64-bit path

• RIMM the Rambus version of DIMM (is not really an acronym)

• SO-DIMMs (small outline) are memory modules for laptops. – Initially laptop memory was proprietary and not easily

changed or updated. Furthermore there was no easy access to its location.

CSC 370 (Blum) 56

Row versus Bank

• Row: Physical unit of memory

• Bank: logical unit

• The bank is based on bus width. Pentiums use a 64-bit width. – Two SIMMs to make a bank– One DIMM to make a bank– One RIMM to make a bank

CSC 370 (Blum) 57

Installing Memory

CSC 370 (Blum) 58

References

• http://www.pcguide.com/ref/ram/types.htm

• http://www.webopedia.com

• http://www.whatis.com

• PC Hardware in a Nutshell, Thompson and Thompson