Upload
ikawa-afue
View
219
Download
0
Embed Size (px)
Citation preview
8/16/2019 Computer Architecture & Org
1/23
I N T R O
D U C T I O N T O C
O M P U
T E R
A R C H I T E C T U R
E A N
D
H A R D W
A R E / S O
F T W A R
E
I N T E R F A C
E
8/16/2019 Computer Architecture & Org
2/23
COURSE OBJECTIVE
2
• Describe the general organization and architecture ofcomputers.
• Identify computers’ major components and study their
functions.
• Introduce hardware design issues of modern computerarchitectures.
• Build the required skills to read and research thecurrent literature in computer architecture.
8/16/2019 Computer Architecture & Org
3/23
TEXTBOOKS
puter #rganization$% by "arl &amacher$ '(onko )ranesic ant 'aky. +ifth ,dition -craw/&ill$ 2002.
3" rchitecture$ ssembly 4anguage 1rogramming and "$% 3il$ 1rentice &all$ 2000.
8/16/2019 Computer Architecture & Org
4/23
COURSE TOPICS
4
5. Introduction 6"hapter 578 Basic concepts$ o(erall
organization.2. ddressing methods 6"hapter 278 fetch9e:ecute
cycle$ basicaddressing modes$ instruction sequencing$
assembly language andstacks. "I*" (s. 3I*" architectures.. ,:amples of I*s 6"hapter 78 ;
&ardware control$ and -icroprogrammed control.@. rithmetic 6"hapter ;78 Integer arithmetic and
Aoating/pointarithmetic.
8/16/2019 Computer Architecture & Org
5/23
COURSE TOPICS
5
;. -emory architecture 6"hapter @78 -emoryhierarchy$ 1rimary
memory$ "ache memory$ (irtual memory.?. Input9#utput organization 6"hapter =78 I9# de(ice
addressing$ I9# data transfers$ *ynchronization$ D-$ Interrupts$
"hannels$ Bus transfers$ and Interfacing.
8/16/2019 Computer Architecture & Org
6/23
WHAT IS A COMPUTER?
Simply put ! "#mput$% i& ! p'i&ti"!t$(
$l$"t%#)i" "!l"ul!ti)* m!"'i)$ t'!t+
ccepts input information$
1rocesses the information according to a list of
internally stored instructions and1roduces the resulting output information.
6
8/16/2019 Computer Architecture & Org
7/23
WHAT IS A COMPUTER?
Fu)"ti#)& p$%,#%m$( -y ! "#mput$% !%$+
ccepting information to be processed as input.
*toring a list of instructions to process the information.
1rocessing the information according to the list of
instructions.1ro(iding the results of the processing as output.
W'!t !%$ t'$ ,u)"ti#)!l u)it& #, ! "#mput$%?
7
8/16/2019 Computer Architecture & Org
8/23
FUNCTIONA. UNITS OF A COMPUTER
8
I/O Processor
Output
Memory
Input
Control
Arithmetic
& LogicInstr1Instr2
Instr3
Data1
Data2
Input unit acceptsinformation:
• Human operators,• Electromechanical devices• Other computers
Output unit sendsresults of processing:• To a monitor display,• To a printer
Arithmetic and logic unit(ALU:• !erforms the desired
operations on the inputinformation as determined"y instructions in the memory
#ontrol unit coordinatesvarious actions• Input,• Output• !rocessing
$toresinformation:• Instructions,• %ata
8/16/2019 Computer Architecture & Org
9/23
INFORMATION IN A COMPUTER INSTRUCTIONS
I)&t%u"ti#)& &p$"i,y "#mm!)(& t#+
ransfer information within a computer 6e.g.$ frommemory to 4>7
ransfer of information between the computer and I9#de(ices 6e.g.$ from keyboard to computer$ or computer toprinter7
1erform arithmetic and logic operations 6e.g.$ dd twonumbers$ 1erform a logical CD7.
9
8/16/2019 Computer Architecture & Org
10/23
INFORMATION IN A COMPUTER INSTRUCTIONS
A &$0u$)"$ #, i)&t%u"ti#)& t# p$%,#%m ! t!&1 i&
"!ll$( ! p%#*%!m 2'i"' i& &t#%$( i) t'$ m$m#%y3
P%#"$&% ,$t"'$& i)&t%u"ti#)& t'!t m!1$ up !p%#*%!m ,%#m t'$ m$m#%y !)( p$%,#%m& t'$
#p$%!ti#)& &t!t$( i) t'#&$ i)&t%u"ti#)&3
W'!t (# t'$ i)&t%u"ti#)& #p$%!t$ up#)?
10
8/16/2019 Computer Architecture & Org
11/23
INFORMATION IN A COMPUTER DATA
D!t! !%$ t'$ 4#p$%!)(&5 up#) 2'i"' i)&t%u"ti#)&
#p$%!t$3
D!t! "#ul( -$+
Cumbers$
,ncoded characters.
D!t! i) ! -%#!( &$)&$ m$!)& !)y (i*it!li),#%m!ti#)3
C#mput$%& u&$ (!t! t'!t i& $)"#($( !& ! &t%i)* #,-i)!%y (i*it& "!ll$( -it&3
11
8/16/2019 Computer Architecture & Org
12/23
INPUT UNIT
12
Input Unit
!rocessor
&emory
#omputer'eal orld
)ey"oard
Audio input**
+inary information must "e presented to a computer in a specific format This
tas- is performed "y the input unit: . Interfaces ith input devices . Accepts "inary information from the input devices . !resents this "inary information in a format e/pected "y the computer . Transfers this information to the memory or processor
8/16/2019 Computer Architecture & Org
13/23
MEMOR6 UNIT
M$m#%y u)it &t#%$& i)&t%u"ti#)& !)( (!t!3
3ecall$ data is represented as a series of bits. o store data$ memory unit thus stores bits.
P%#"$&% %$!(& i)&t%u"ti#)& !)( %$!(&/2%it$& (!t!
,%#m/t# t'$ m$m#%y (u%i)* t'$ $7$"uti#) #, !p%#*%!m3
In theory$ instructions and data could be fetched one bitat a time.
In practice$ a group of bits is fetched at a time.
13
8/16/2019 Computer Architecture & Org
14/23
MEMOR6 UNIT
roup of bits stored or retrie(ed at a time is termed as!word%
Cumber of bits in a word is termed as the !word length%of a computer.
I) #%($% t# %$!(/2%it$ t# !)( ,%#m m$m#%y !p%#"$&% &'#ul( 1)#2 2'$%$ t# l##1+
!ddress% is associated with each word location.
14
8/16/2019 Computer Architecture & Org
15/23
MEMOR6 UNIT 8CONTD339
P%#"$&% %$!(&/2%it$& t#/,%#m m$m#%y -!&$( #)t'$ m$m#%y !((%$&&+
ccess any word location in a short and :ed amount oftime based on the address.
3andom ccess -emory 63-7 pro(ides :ed accesstime independent of the location of the word.
ccess time is known as !-emory ccess ime%.
15
8/16/2019 Computer Architecture & Org
16/23
MEMOR6 UNIT 8CONTD339
M$m#%y !)( p%#"$&% '!:$ t# 4"#mmu)i"!t$5 2it' $!"' #t'$% i) #%($% t# %$!(/2%it$i),#%m!ti#)3
In order to reduce !communication time%$ a smallamount of 3- 6known as "ache7 is tightly coupled with
the processor.
M#($%) "#mput$%& '!:$ t'%$$ t# ,#u% l$:$l& #,RAM u)it& 2it' (i;$%$)t &p$$(& !)( &i
8/16/2019 Computer Architecture & Org
17/23
MEMOR6 UNIT 8CONTD339
P%im!%y &t#%!*$ #, t'$ "#mput$% "#)&i&t& #, RAM u)it&3
+astest$ smallest unit is "ache.
*lowest$ largest unit is -ain -emory.
P%im!%y &t#%!*$ i& i)&u="i$)t t# &t#%$ l!%*$ !m#u)t& #,(!t! !)( p%#*%!m&3
1rimary storage can be added$ but it is e:pensi(e.
17
8/16/2019 Computer Architecture & Org
18/23
MEMOR6 UNIT 8CONTD339
St#%$ l!%*$ !m#u)t& #, (!t! #) &$"#)(!%y &t#%!*$
($:i"$&+
-agnetic disks and tapes$
#ptical disks 6"D/3#-*7.
ccess to the data stored in secondary storage in slower$ buttake ad(antage of the fact that some information may beaccessed infrequently.
C#&t #, ! m$m#%y u)it ($p$)(& #) it& !""$&& tim$
l$&&$% !""$&& tim$ impli$& 'i*'$% "#&t3
18
8/16/2019 Computer Architecture & Org
19/23
ARITHMETIC AND .O>IC UNIT 8A.U9
Op$%!ti#)& !%$ $7$"ut$( i) t'$ A%it'm$ti" !)( .#*i" U)it 8A.U93
rithmetic operations such as addition$ subtraction.
4ogic operations such as comparison of numbers.
I) #%($% t# $7$"ut$ !) i)&t%u"ti#) #p$%!)(& )$$( t# -$ -%#u*'t
i)t# t'$ A.U ,%#m t'$ m$m#%y3
#perands are stored in general purpose registers a(ailable in the 4>.
ccess times of general purpose registers are faster than the cache.
R$&ult& #, t'$ #p$%!ti#)& !%$ &t#%$( -!"1 i) t'$ m$m#%y #%
%$t!i)$( i) t'$ p%#"$&% ,#% imm$(i!t$ u&$3
19
8/16/2019 Computer Architecture & Org
20/23
OUTPUT UNIT
20
• "omputers represent information in a specic binary form. #utput
units8
/ Interface with output de(ices. / ccept processed results pro(ided by the computer in specicbinary form. / "on(ert the information in binary form to a form understood by
an output de(ice.
Output Unit
!rocessor
&emory
#omputer 'eal orld
!rinter0raphics display$pea-ers**
8/16/2019 Computer Architecture & Org
21/23
"#C3#4 >CIOp$%!ti#) #, ! "#mput$% "!) -$ &umm!%i7.
1ro(ides processed results through the output units 6#utput unit7.
Op$%!ti#)& #, I)put u)it M$m#%y A.U !)( Output u)it !%$"##%(i)!t$( -y C#)t%#l u)it3
I)&t%u"ti#)& "#)t%#l 42'!t5 #p$%!ti#)& t!1$ pl!"$ 8$3*3 (!t!t%!)&,$% p%#"$&&i)*93
C#)t%#l u)it *$)$%!t$& timi)* &i*)!l& 2'i"' ($t$%mi)$& 42'$)5 !p!%ti"ul!% #p$%!ti#) t!1$& pl!"$3
21
8/16/2019 Computer Architecture & Org
22/23
HOW ARE THE FUNCTIONA. UNITS CONNECTED?
22
• +or a computer to achie(e its operation$ the functional units need to
communicate with each other.• In order to communicate$ they need to be connected.
MemoryInput Output Processor
• Functional units may be connected by a group of parallel wires.• The group of parallel wires is called a bus.• Each wire in a bus can transfer one bit of information.• The number of parallel wires in a bus is equal to the word length of
a computer
Bus
8/16/2019 Computer Architecture & Org
23/23
OR>ANIATION OF CACHE AND MAIN MEMOR6
23
Mainmemory Processor
Bus
Cachememory
Why is the access time of the cache memory lesser than theaccess time of the main memory?