Upload
srikiran-devarabhotla
View
245
Download
1
Embed Size (px)
Citation preview
7/25/2019 CMOS Devices,Layout,Fabrication
1/54
CMOS
Devices, Circuits,
Layout,& fabrication
7/25/2019 CMOS Devices,Layout,Fabrication
2/54
MOS FET Devices
7/25/2019 CMOS Devices,Layout,Fabrication
3/54
7/25/2019 CMOS Devices,Layout,Fabrication
4/54
7/25/2019 CMOS Devices,Layout,Fabrication
5/54
7/25/2019 CMOS Devices,Layout,Fabrication
6/54
7/25/2019 CMOS Devices,Layout,Fabrication
7/54
7/25/2019 CMOS Devices,Layout,Fabrication
8/54
7/25/2019 CMOS Devices,Layout,Fabrication
9/54
7/25/2019 CMOS Devices,Layout,Fabrication
10/54
7/25/2019 CMOS Devices,Layout,Fabrication
11/54
7/25/2019 CMOS Devices,Layout,Fabrication
12/54
CMOS
Logic Gates
7/25/2019 CMOS Devices,Layout,Fabrication
13/54
7/25/2019 CMOS Devices,Layout,Fabrication
14/54
7/25/2019 CMOS Devices,Layout,Fabrication
15/54
7/25/2019 CMOS Devices,Layout,Fabrication
16/54
7/25/2019 CMOS Devices,Layout,Fabrication
17/54
7/25/2019 CMOS Devices,Layout,Fabrication
18/54
7/25/2019 CMOS Devices,Layout,Fabrication
19/54
7/25/2019 CMOS Devices,Layout,Fabrication
20/54
7/25/2019 CMOS Devices,Layout,Fabrication
21/54
7/25/2019 CMOS Devices,Layout,Fabrication
22/54
7/25/2019 CMOS Devices,Layout,Fabrication
23/54
7/25/2019 CMOS Devices,Layout,Fabrication
24/54
7/25/2019 CMOS Devices,Layout,Fabrication
25/54
CMOS
Logic Gate Layout
7/25/2019 CMOS Devices,Layout,Fabrication
26/54
7/25/2019 CMOS Devices,Layout,Fabrication
27/54
Layers in Layout & Fabrication
Substrate
n+
Metal 1
Metal
n+
T!in O"i#e$oly silicon
T!ic% O"i#e
7/25/2019 CMOS Devices,Layout,Fabrication
28/54
7/25/2019 CMOS Devices,Layout,Fabrication
29/54
7/25/2019 CMOS Devices,Layout,Fabrication
30/54
7/25/2019 CMOS Devices,Layout,Fabrication
31/54
7/25/2019 CMOS Devices,Layout,Fabrication
32/54
nverter Cross'section
7/25/2019 CMOS Devices,Layout,Fabrication
33/54
7/25/2019 CMOS Devices,Layout,Fabrication
34/54
CMOS Gate
F()*C(TO $*OCESS
7/25/2019 CMOS Devices,Layout,Fabrication
35/54
CMOS Fabrication
CMOS transistors are fabricate# on silicon afer
Lit!ogra-!y -rocess si.ilar to -rinting -ress
On eac! ste-, #ifferent .aterials are #e-osite# or etc!e#
Easiest to un#erstan# by vieing bot! to- an# cross'section
of afer in a si.-lifie# .anufacturing -rocess
7/25/2019 CMOS Devices,Layout,Fabrication
36/54
7/25/2019 CMOS Devices,Layout,Fabrication
37/54
7/25/2019 CMOS Devices,Layout,Fabrication
38/54
7/25/2019 CMOS Devices,Layout,Fabrication
39/54
7/25/2019 CMOS Devices,Layout,Fabrication
40/54
7/25/2019 CMOS Devices,Layout,Fabrication
41/54
7/25/2019 CMOS Devices,Layout,Fabrication
42/54
7/25/2019 CMOS Devices,Layout,Fabrication
43/54
7/25/2019 CMOS Devices,Layout,Fabrication
44/54
7/25/2019 CMOS Devices,Layout,Fabrication
45/54
7/25/2019 CMOS Devices,Layout,Fabrication
46/54
7/25/2019 CMOS Devices,Layout,Fabrication
47/54
7/25/2019 CMOS Devices,Layout,Fabrication
48/54
7/25/2019 CMOS Devices,Layout,Fabrication
49/54
7/25/2019 CMOS Devices,Layout,Fabrication
50/54
7/25/2019 CMOS Devices,Layout,Fabrication
51/54
7/25/2019 CMOS Devices,Layout,Fabrication
52/54
7/25/2019 CMOS Devices,Layout,Fabrication
53/54
7/25/2019 CMOS Devices,Layout,Fabrication
54/54
T!an% /ou