• Home

  • Documents

  • An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to...
22
Laboratorio de Tecnologías de Información VHDL Digital Design- 1 An Introduction to the Digital An Introduction to the Digital Design Process Design Process Arturo Díaz-Pérez Sección de Computación Depto. de Ingeniería Eléctrica CINVESTAV-IPN

An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

  • Upload
    others

  • View
    18

  • Download
    0

Embed Size (px)

Citation preview

Page 1: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 1

An Introduction to the Digital An Introduction to the Digital Design ProcessDesign Process

Arturo Díaz-PérezSección

de Computación

Depto. de Ingeniería

EléctricaCINVESTAV-IPN

Page 2: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 2

The Design ProcessThe Design Process

CPUMem I/O

Control

DatapathReg.File

ALU

shift

er

src1src2

dst

Page 3: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 3

The Design Process, cont.The Design Process, cont.

adde

ra 32

32b32 c

HAa0b0

FAa1b1

FAa31b31

s0

s1

s31cout

Page 4: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 4

The Design Process, cont.The Design Process, cont.

sum

cout

ab

cin

in1

in2out

Vcc

Page 5: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 5

Abstraction HierarchyAbstraction Hierarchy

A set of interrelated representation levels that allow a system to be represented in varying amounts of detail

Level 1

Level iLevel i+1

Level N

Top

Botton

Detailvaries Transformation

Page 6: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 6

Design EnvironmentDesign Environment

Behavioral Design

Datapath

Design

Logic Design

Physical Design

Manufacturing

Design Idea

Chip or Board

Flow Graph, Pseudo Code, ...

Bus & Register Structure.

Gate Wirelist, Netlist.

Transistor List, Layout,...

Page 7: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 7

DatapathDatapath RepresentationRepresentation

Procedurefor Controlof Movementof DataBetweenRegistersandBuses

MAINLOGICUNIT

REG2REG1

REG3

LOGIC

DATA CONTROL

Page 8: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 8

Design ProcedureDesign Procedure

♦

Design: a series of transformation from one representation of a system to another until a representation exists that can be fabricated.

♦

Synthesis: The process of transforming one representation in the design abstraction hierarchy to another representation.

♦

At each level■

Design entry

■

Simulation■

Synthesis

■

Test generation

♦

Design automation helps transforming one format to another

Page 9: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 9

Types of DescriptionsTypes of Descriptions

♦

Behavioral domain: A domain in which a component is described by defining its input/output response.

■

Algorithmic: a procedure or program to model the behavior of the device without implying any particular physical implementation.

■

Dataflow: a model in which the data dependencies in the description match those in a real implementation.

♦

Structural domain: A domain in which a component is described in terms of an interconnection of more primitive components.

Page 10: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 10

Pictorial vs. Textual RepresentationPictorial vs. Textual Representation

s

c0

a

b

c

CCT full_adder( a, b, c, s, c0 )XOR( RISE = 16, FALL = 12 )

g1( w1, a, b )g5( s, w1, c )

NAND( RISE4 = 12, FALL = 10 )g2( w2, c, b );g3( w3, c, a );g4( w4, b, a );g6( c0, w3, w4, w5 );

INPUT a, b, clWIRE w1, w2, w3, w4;OUTPUT s, c0;END CIRCUIT full_adder

w1

w2

w3

w4

g1

g2

g3

g4

g5

g6

Page 11: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 11

Textual RepresentationTextual Representation

♦

Hardware description language: A high level programming language with specialized constructs for modeling hardware.

Text is better for representation for representing complex behavior; pictures are better for illustrating interrelationships.

Page 12: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 12

CAD ToolsCAD Tools

CAD ToolsCAD Tools

EditorEditor Checker/AnalyzerChecker/Analyzer Optimizer/SynthesizerOptimizer/SynthesizerSimulatorSimulator

TextText GraphicsGraphics StochasticStochastic DeterministicDeterministic

NaturalLanguageNatural

LanguageComputerLanguage

ComputerLanguage

Page 13: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 13

EditorsEditors

♦

Textual: Spice, VHDL.

♦

Graphics: schematic capture.■

A library of primitive symbols including a simulation model to each primitive: native or standar

parts

families: TTL, CMOS, etc.

■

A system of graphic windows which can be used to create an interconnect of graphic tokens.

■

Commands for creating wirelists: to physically build the circuit or to test circuit response.

Page 14: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 14

Simulation ToolsSimulation Tools

Behavioral Design

Datapath

Design

Logic Design

Physical Design

Manufacturing

Chip or Board

Flow Graph, Pseudo Code, ...

Bus & Register Structure.

Gate Wirelist, Netlist.

Transistor List, Layout,...

Behavioral Simulator

Datapath

Simulator

Gate Level Simulator

Device Simulator

Final TestingProducto sample

Design IdeaSimulation Tools

Simulator: A program which models the response of a system to input stimuli

Page 15: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 15

Oblivious SimulationOblivious Simulation

1

2

3

4

5

6

7

a

b

z

GATE FUNCTION INPUT1 INPUT2 OUTPUT

1234567

InputInputNOTNOTANDANDOR

ab21145

----326

0011000

Page 16: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 16

Event Driven SimulationEvent Driven Simulation

♦

Event driven simulation requires a linked list data structure

♦

Evaluate circuit only when events occur♦

Offers a faster simulation for digital circuits

♦

VHDL is an event driven simulation

- Inp 0

1

- Inp 0

2

- Not 0

3

- Not 0

4

And 0

5

And 0

6Or 0

7

a

b

Page 17: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 17

Simulator OrganizationSimulator Organization

TimeQueueTimeQueue

SignalTracer

SignalTracer

TimeQueue

Processor

TimeQueue

ProcessorProcessorExecutor

ProcessorExecutor

InsertandDelete

events activate

scheduler

Page 18: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 18

Simulation SystemSimulation System

TextEditorText

Editor

AnalyzerAnalyzer

DesignLibrary(IMF)

DesignLibrary(IMF)

SchematicEditor

SchematicEditor

ModelBuilderModelBuilder SimulateSimulate

VHDL SourceAnalyzerErrorMessages

Run timeerror messages

Simulation ResultsOther tools

Page 19: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 19

Synthesis ToolsSynthesis Tools

♦

Synthesizer: A computer program that automatically performs a translation from one design representation to another or a program that assists a human in making hte

translation.

♦

Ideally a behavioral description is synthesized to a layout (silicon compiler).

♦

Most current tools transform data path to gate list.

Page 20: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 20

SynthesisSynthesis

Behavioral Design

Datapath

Design

Logic Design

Physical Design

Manufacturing

Design Idea

Chip or Board

Flow Graph, Pseudo Code, ...

Bus & Register Structure.

Gate Wirelist, Netlist.

Transistor List, Layout,...

2

1

4

35

6

Synthesis Tools

Page 21: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 21

Synthesis ToolsSynthesis Tools

♦

High level synthesizers:■

Algorithmic

■

Dataflow■

Behavioral

♦

Low level synthesizers:■

logic: structural gate level to circuit or layout.

■

algebraic: behavioral gate level to structural gate level or layout.

■

silicon compilers: gate level to layout level.

Page 22: An Introduction to VHDL - CINVESTAVadiaz/Vhdl/01-VHDL-DigDesign.pdf · : a procedure or program to model the behavior of the device without implying any particular physical implementation

Laboratorio deTecnologías de Información

VHDL Digital Design- 22

SummarySummary

♦

Design process is a series of transformations from one representation to another until until

a lowlevel

representation is achieved:

■

behavioral, datapath, logic, physical and manufacturing.♦

Synthesis is the process of transforming one representation in the design abstraction hierarchy to another representation.

♦

Two basic ways of description: structural and behavioral.♦

Two basic ways for design entrying: graphical and textual.

♦

HDL: a high level programming language with specialized constructs for modeling hardware.

♦

CAD tools are used at any level of the design process:■

editors, simulators, analyzers/checkers, and synthesizers/optimizers.


Introduction to VHDL VHDL Page 1 -1 XILINX VHDL Class XILINX VHDL Class Presented by Training & Design Center

Introduction to VHDL VHDL Page 1 -1 XILINX VHDL Class XILINX VHDL Class Presented by Training & Design Center

Documents
VHDL 6 Synthesis With VHDL Leonardo

VHDL 6 Synthesis With VHDL Leonardo

Documents
VHDL-Einführung / HDL-Übersicht - uni- · PDF fileVHDL VHDL - Konzepte VHDL-Einführung VHDL VHSICHardwareDescriptionLanguage VeryHighSpeedIntegratedCircuit I digitaleSysteme I Modellierung/Beschreibung

VHDL-Einführung / HDL-Übersicht - uni- · PDF fileVHDL VHDL - Konzepte VHDL-Einführung VHDL VHSICHardwareDescriptionLanguage VeryHighSpeedIntegratedCircuit I digitaleSysteme I Modellierung/Beschreibung

Documents
VHDL Circuitos Combinacionais - Instituto de Computaçãocortes/mc602/slides/VHDL/VHDL_2... · VHDL Circuitos Combinacionais. MC602 – 2011 2 IC-UNICAMP ... VHDL . MC602 – 2011

VHDL Circuitos Combinacionais - Instituto de Computaçãocortes/mc602/slides/VHDL/VHDL_2... · VHDL Circuitos Combinacionais. MC602 – 2011 2 IC-UNICAMP ... VHDL . MC602 – 2011

Documents
9/6/98 VHDL.1 Fundamental of VHDL Design for FPGA All ... · PDF file... SJSU 9/6/98 VHDL.1 Fundamental of VHDL Design for FPGA All rights ... in VHDL is portable among VHDL compilers

9/6/98 VHDL.1 Fundamental of VHDL Design for FPGA All ... · PDF file... SJSU 9/6/98 VHDL.1 Fundamental of VHDL Design for FPGA All rights ... in VHDL is portable among VHDL compilers

Documents
VHDL - univ-brest.frpagesperso.univ-brest.fr/~bounceur/cours_pdf/vhdl/vhdl_partie3_4.pdf · VHDL par Ahcène Bounceur TP 1 ... Synthèse et Placement/Routage . VHDL par Ahcène Bounceur

VHDL - univ-brest.frpagesperso.univ-brest.fr/~bounceur/cours_pdf/vhdl/vhdl_partie3_4.pdf · VHDL par Ahcène Bounceur TP 1 ... Synthèse et Placement/Routage . VHDL par Ahcène Bounceur

Documents
Dekrementer: VHDL Beschreibung sequentieller …rabe/Downloads/vhdl/praktikum/fpga_decre… · Versuchsanleitung Praktikum VHDL - Prof. Dr.-Ing. Dirk Rabe 2. Die in VHDL zu beschreibende

Dekrementer: VHDL Beschreibung sequentieller …rabe/Downloads/vhdl/praktikum/fpga_decre… · Versuchsanleitung Praktikum VHDL - Prof. Dr.-Ing. Dirk Rabe 2. Die in VHDL zu beschreibende

Documents
ENG241 Fall 2005 VHDL Tutorial1 VHDL Tutorial. ENG241 Fall 2005 VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description

ENG241 Fall 2005 VHDL Tutorial1 VHDL Tutorial. ENG241 Fall 2005 VHDL Tutorial2 Goals Introduce the students to the following: –VHDL as Hardware description

Documents
VHDL Introduction - Εθνικόν και Καποδιστριακόν ...users.uoa.gr/~akolovou/VHDL-Introduction.pdf · 2012. 11. 26. · VHDL Introduction •Ένα VHDL design

VHDL Introduction - Εθνικόν και Καποδιστριακόν ...users.uoa.gr/~akolovou/VHDL-Introduction.pdf · 2012. 11. 26. · VHDL Introduction •Ένα VHDL design

Documents
DISEÑO DIGITAL CON VHDL, DISEÑO DIGITAL CON VHDL QUE ES VHDL

DISEÑO DIGITAL CON VHDL, DISEÑO DIGITAL CON VHDL QUE ES VHDL

Documents
diseño de sistemas digitales vhdl (dsd vhdl)

diseño de sistemas digitales vhdl (dsd vhdl)

Documents
On Forbidden Pairs Implying Hamilton-Connectednessnajada.fav.zcu.cz/~ryjacek/publications/files/79.pdfOn Forbidden Pairs Implying Hamilton-Connectedness Jill R. Faudree1, Ralph J

On Forbidden Pairs Implying Hamilton-Connectednessnajada.fav.zcu.cz/~ryjacek/publications/files/79.pdfOn Forbidden Pairs Implying Hamilton-Connectedness Jill R. Faudree1, Ralph J

Documents
Activity 2-5: What are you implying?

Activity 2-5: What are you implying?

Documents
VHDL 1 INTRODUCTION TO VHDL - cse.cuhk.edu.hkmcyang/ceng3430/vhdl1.pdf · VHDL 1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITSHARDWARE DESCRIPTION LANGUAGE) VHDL 1. ver.7a

VHDL 1 INTRODUCTION TO VHDL - cse.cuhk.edu.hkmcyang/ceng3430/vhdl1.pdf · VHDL 1 INTRODUCTION TO VHDL (VERY-HIGH-SPEED-INTEGRATED-CIRCUITSHARDWARE DESCRIPTION LANGUAGE) VHDL 1. ver.7a

Documents
VHDL-AMS - TalTech · VHDL-AMS 1 VHDL-AMS VHDL-AMS -Analog & Mixed Signal extensions IEEE Standard 1076.1 (1999) Superset of VHDL -IEEE Standard 1076-1993 Can be used to model electrical

VHDL-AMS - TalTech · VHDL-AMS 1 VHDL-AMS VHDL-AMS -Analog & Mixed Signal extensions IEEE Standard 1076.1 (1999) Superset of VHDL -IEEE Standard 1076-1993 Can be used to model electrical

Documents
VHDL - cin.ufpe.brcin.ufpe.br/~ammlf/vhdl_ronhuse.pdf · Ronaldo Hüsemann Apostila de VHDL - Página 3 1- Elementos Básicos em VHDL

VHDL - cin.ufpe.brcin.ufpe.br/~ammlf/vhdl_ronhuse.pdf · Ronaldo Hüsemann Apostila de VHDL - Página 3 1- Elementos Básicos em VHDL

Documents
-- VHDL --

-- VHDL --

Documents
VHDL tutorial using Aldec VHDL software

VHDL tutorial using Aldec VHDL software

Documents
VHDL - Logique programmable · VHDL – Logique programmable Partie 2 – La structure d’un programme VHDL © D.Giacona 1/47 VHDL - Logique programmable Partie 2- …

VHDL - Logique programmable · VHDL – Logique programmable Partie 2 – La structure d’un programme VHDL © D.Giacona 1/47 VHDL - Logique programmable Partie 2- …

Documents
IEEE Standard VHDL Language Reference Manual - VHDL ...tang/VHDLref.pdf · IEEE Standard VHDL Language Reference Manual. is

IEEE Standard VHDL Language Reference Manual - VHDL ...tang/VHDLref.pdf · IEEE Standard VHDL Language Reference Manual. is

Documents
VHDL Using Foundation Express with VHDL Reference Guideatlas.physics.arizona.edu/~kjohns/downloads/vhdl/VHDL-xilinx-help.pdf · VHDL Reference Guide v About This Manual This manual

VHDL Using Foundation Express with VHDL Reference Guideatlas.physics.arizona.edu/~kjohns/downloads/vhdl/VHDL-xilinx-help.pdf · VHDL Reference Guide v About This Manual This manual

Documents
VHDL VHSIC Hardware Description Language Very High Speed Integrated Circuits VHDL-87 VHDL-93

VHDL VHSIC Hardware Description Language Very High Speed Integrated Circuits VHDL-87 VHDL-93

Documents
Arquitectura de Computadoras - CINVESTAVadiaz/ArqComp/10-Multicycle.pdf · Tecnologías de Información Arquitectura de Computadoras Multicycle- 1 Designing a Multicycle Processor

Arquitectura de Computadoras - CINVESTAVadiaz/ArqComp/10-Multicycle.pdf · Tecnologías de Información Arquitectura de Computadoras Multicycle- 1 Designing a Multicycle Processor

Documents
Modeling VHDL in POSE. Overview Motivation Motivation Quick Introduction to VHDL Quick Introduction to VHDL Mapping VHDL to POSE (the Translator) Mapping

Modeling VHDL in POSE. Overview Motivation Motivation Quick Introduction to VHDL Quick Introduction to VHDL Mapping VHDL to POSE (the Translator) Mapping

Documents
Aula 2 Semântica de VHDL Leonardo Augusto Casillo VHDL - VHDL - VHSIC Hardware Description Language

Aula 2 Semântica de VHDL Leonardo Augusto Casillo VHDL - VHDL - VHSIC Hardware Description Language

Documents
1/26 VHDL VHDL Structural Modeling Digital Logic

1/26 VHDL VHDL Structural Modeling Digital Logic

Documents
Altera VHDL Course Altera’s Introduction to VHDL

Altera VHDL Course Altera’s Introduction to VHDL

Documents
การออกแบบวงจรลอจิกด้วย VHDL · 106 การออกแบบวงจรลอจิกด้วย vhdl 7.2 เกทพื้นฐานและการแทนด้วย

การออกแบบวงจรลอจิกด้วย VHDL · 106 การออกแบบวงจรลอจิกด้วย vhdl 7.2 เกทพื้นฐานและการแทนด้วย

Documents
Digital Systems Design Ch1 VHDL - VHDL Hardware Description Language

Digital Systems Design Ch1 VHDL - VHDL Hardware Description Language

Documents
II. VHDL 설계부 - Egloospds5.egloos.com/pds/200704/11/49/ch7.pdf광운대학교-1-전자정보대학 II. VHDL 설계부 4장. VHDL 개요 5장. VHDL 설계구성 6장. VHDL 객체및타입

II. VHDL 설계부 - Egloospds5.egloos.com/pds/200704/11/49/ch7.pdf광운대학교-1-전자정보대학 II. VHDL 설계부 4장. VHDL 개요 5장. VHDL 설계구성 6장. VHDL 객체및타입

Documents