ADSP-BF537 Blackfin Processor Hardware Reference · ADSP-BF537 Blackfin® Processor Hardware Reference (Includes ADSP-BF534 and ADSP-BF536 Blackfin Processors) Revision 3.2, March

ADSP-BF537 Blackfin® ProcessorHardware Reference

(Includes ADSP-BF534 and ADSP-BF536 Blackfin Processors)

Revision 3.2, March 2009

Part Number82-000555-01

Analog Devices, Inc.One Technology WayNorwood, Mass. 02062-9106

a

Copyright Information© 2009 Analog Devices, Inc., ALL RIGHTS RESERVED. This docu-ment may not be reproduced in any form without prior, express written consent from Analog Devices, Inc.

Printed in the USA.

DisclaimerAnalog Devices, Inc. reserves the right to change this product without prior notice. Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use; nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by impli-cation or otherwise under the patent rights of Analog Devices, Inc.

Trademark and Service Mark NoticeThe Analog Devices logo, Blackfin, the Blackfin logo, CrossCore, EZ-KIT Lite, SHARC, TigerSHARC, and VisualDSP++ are registered trademarks of Analog Devices, Inc.

All other brand and product names are trademarks or service marks of their respective owners.

ADSP-BF537 Blackfin Processor Hardware Reference iii

CONTENTS

PREFACE

Purpose of This Manual ................................................................. xlv

Intended Audience ......................................................................... xlv

Manual Contents .......................................................................... xlvi

What’s New in This Manual .......................................................... xlix

Technical or Customer Support ..................................................... xlix

Supported Processors ......................................................................... l

Product Information ......................................................................... l

Analog Devices Web Site ............................................................. l

VisualDSP++ Online Documentation ......................................... li

Technical Library CD ................................................................. li

Conventions ................................................................................... lii

Register Diagram Conventions .................................................. liii

INTRODUCTION

Peripherals .................................................................................... 1-2

Memory Architecture .................................................................... 1-4

Internal Memory ..................................................................... 1-5

External Memory .................................................................... 1-6

I/O Memory Space .................................................................. 1-6

Contents

iv ADSP-BF537 Blackfin Processor Hardware Reference

DMA Support .............................................................................. 1-7

External Bus Interface Unit ........................................................... 1-8

PC133 SDRAM Controller ..................................................... 1-8

Asynchronous Controller ........................................................ 1-9

Ports ............................................................................................ 1-9

General-Purpose I/O (GPIO) .................................................. 1-9

Two-Wire Interface ..................................................................... 1-11

Controller Area Network ............................................................ 1-12

Ethernet MAC ............................................................................ 1-13

Parallel Peripheral Interface ......................................................... 1-13

SPORT Controllers .................................................................... 1-15

Serial Peripheral Interface (SPI) Port ........................................... 1-17

Timers ....................................................................................... 1-18

UART Ports ............................................................................... 1-18

Real-Time Clock ........................................................................ 1-20

Watchdog Timer ......................................................................... 1-21

Clock Signals .............................................................................. 1-21

Dynamic Power Management ..................................................... 1-22

Full-On Mode (Maximum Performance) ................................ 1-22

Active Mode (Moderate Power Savings) ................................. 1-22

Sleep Mode (High Power Savings) ......................................... 1-23

Deep Sleep Mode (Maximum Power Savings) ........................ 1-23

Hibernate State ..................................................................... 1-24

ADSP-BF537 Blackfin Processor Hardware Reference v

Contents

Voltage Regulation ...................................................................... 1-24

Boot Modes ................................................................................ 1-25

Instruction Set Description ......................................................... 1-27

Development Tools ..................................................................... 1-28

CHIP BUS HIERARCHY

Chip Bus Hierarchy Overview ....................................................... 2-2

Interface Overview ........................................................................ 2-3

Internal Clocks ........................................................................ 2-4

Core Bus Overview .................................................................. 2-4

Peripheral Access Bus (PAB) ..................................................... 2-6

PAB Arbitration .................................................................. 2-6

PAB Agents (Masters, Slaves) ............................................... 2-6

PAB Performance ................................................................ 2-7

DMA Access Bus (DAB), DMA Core Bus (DCB), DMA External Bus (DEB) .............................................................. 2-8

DAB Arbitration ................................................................. 2-8

DAB Bus Agents (Masters) .................................................. 2-9

DAB, DCB, and DEB Performance ................................... 2-10

External Access Bus (EAB) ..................................................... 2-10

Arbitration of the External Bus .............................................. 2-11

DEB/EAB Performance ......................................................... 2-11

Contents

vi ADSP-BF537 Blackfin Processor Hardware Reference

MEMORY

Memory Architecture .................................................................... 3-2

L1 Instruction SRAM ................................................................... 3-3

L1 Data SRAM ............................................................................ 3-6

L1 Data Cache ............................................................................. 3-7

Boot ROM ................................................................................... 3-7

External Memory .......................................................................... 3-8

Processor-Specific MMRs .............................................................. 3-8

DMEM_CONTROL Register ................................................. 3-9

DTEST_COMMAND Register ............................................ 3-10

SYSTEM INTERRUPTS

Overview ...................................................................................... 4-2

Features .................................................................................. 4-2

Interfaces ...................................................................................... 4-2

Description of Operation .............................................................. 4-4

Events and Sequencing ............................................................ 4-4

System Peripheral Interrupts .................................................... 4-8

Programming Model ................................................................... 4-15

System Interrupt Initialization ............................................... 4-15

System Interrupt Processing Summary ................................... 4-15

System Interrupt Controller Registers .......................................... 4-18

SIC_IARx Registers .............................................................. 4-19

SIC_IMASK Register ............................................................ 4-21

ADSP-BF537 Blackfin Processor Hardware Reference vii

Contents

SIC_ISR Register .................................................................. 4-22

SIC_IWR Register ................................................................. 4-23

DIRECT MEMORY ACCESS

Overview and Features .................................................................. 5-2

DMA Controller Overview ............................................................ 5-5

External Interfaces ................................................................... 5-6

Internal Interfaces ................................................................... 5-6

Peripheral DMA ...................................................................... 5-7

Memory DMA ........................................................................ 5-9

Handshaked Memory DMA Mode .................................... 5-11

Modes of Operation .................................................................... 5-12

Register-Based DMA Operation ............................................. 5-12

Stop Mode ........................................................................ 5-13

Autobuffer Mode .............................................................. 5-14

Two-Dimensional DMA Operation ........................................ 5-14

Examples of Two-Dimensional DMA ................................ 5-15

Descriptor-Based DMA Operation ......................................... 5-16

Descriptor List Mode ........................................................ 5-17

Descriptor Array Mode ..................................................... 5-18

Variable Descriptor Size .................................................... 5-18

Mixing Flow Modes .......................................................... 5-19

Contents

viii ADSP-BF537 Blackfin Processor Hardware Reference

Functional Description ............................................................... 5-20

DMA Operation Flow ........................................................... 5-20

DMA Startup ................................................................... 5-20

DMA Refresh ................................................................... 5-25

Work Unit Transitions ...................................................... 5-27

DMA Transmit and MDMA Source .............................. 5-28

DMA Receive ............................................................... 5-29

Stopping DMA Transfers .................................................. 5-31

DMA Errors (Aborts) ............................................................ 5-31

DMA Control Commands .................................................... 5-34

Restrictions ...................................................................... 5-37

Transmit Restart or Finish ............................................. 5-37

Receive Restart or Finish ............................................... 5-38

Handshaked Memory DMA Operation .................................. 5-39

Pipelining DMA Requests ................................................. 5-40

HMDMA Interrupts ......................................................... 5-43

DMA Performance ................................................................ 5-43

DMA Throughput ............................................................ 5-45

Memory DMA Timing Details .......................................... 5-47

Static Channel Prioritization ............................................. 5-47

Temporary DMA Urgency ................................................ 5-49

Memory DMA Priority and Scheduling ............................. 5-50

Traffic Control ................................................................. 5-52

ADSP-BF537 Blackfin Processor Hardware Reference ix

Contents


Synchronization of Software and DMA .................................. 5-55

Single-Buffer DMA Transfers ............................................ 5-57

Continuous Transfers Using Autobuffering ........................ 5-58

Descriptor Structures ........................................................ 5-60

Descriptor Queue Management ......................................... 5-61

Descriptor Queue Using Interrupts on Every Descriptor .................................................................. 5-62

Descriptor Queue Using Minimal Interrupts .................. 5-63

Software Triggered Descriptor Fetches ............................... 5-65

DMA Registers ........................................................................... 5-67

DMA Channel Registers ........................................................ 5-67

DMAx_PERIPHERAL_MAP/MDMA_yy_PERIPHERAL_MAP Registers ........................................................................ 5-71

DMAx_CONFIG/MDMA_yy_CONFIG Registers ........... 5-74

DMAx_IRQ_STATUS/MDMA_yy_IRQ_STATUS Registers ........................................................................ 5-78

DMAx_START_ADDR/MDMA_yy_START_ADDR Registers ........................................................................ 5-81

DMAx_CURR_ADDR/MDMA_yy_CURR_ADDR Registers ........................................................................ 5-83

DMAx_X_COUNT/MDMA_yy_X_COUNT Registers ........................................................................ 5-85

DMAx_CURR_X_COUNT/MDMA_yy_CURR_X_COUNT Registers ........................................................................ 5-86

DMAx_X_MODIFY/MDMA_yy_X_MODIFY Registers ........................................................................ 5-88

Contents

x ADSP-BF537 Blackfin Processor Hardware Reference

DMAx_Y_COUNT/MDMA_yy_Y_COUNT Registers ........................................................................ 5-89

DMAx_CURR_Y_COUNT/MDMA_yy_CURR_Y_COUNT Registers ........................................................................ 5-91

DMAx_Y_MODIFY/MDMA_yy_Y_MODIFY Registers ........................................................................ 5-92

DMAx_NEXT_DESC_PTR/MDMA_yy_NEXT_DESC_PTR Registers ........................................................................ 5-94

DMAx_CURR_DESC_PTR/MDMA_yy_CURR_DESC_PTR Registers ........................................................................ 5-96

HMDMA Registers ............................................................... 5-98

HMDMAx_CONTROL Registers .................................... 5-98

HMDMAx_BCINIT Registers ........................................ 5-100

HMDMAx_BCOUNT Registers .................................... 5-101

HMDMAx_ECOUNT Registers ..................................... 5-102

HMDMAx_ECINIT Registers ........................................ 5-103

HMDMAx_ECURGENT Registers ................................ 5-103

HMDMAx_ECOVERFLOW Registers ........................... 5-104

DMA Traffic Control Registers ............................................ 5-105

DMA_TC_PER Register ................................................ 5-105

DMA_TC_CNT Register ............................................... 5-105

Programming Examples ............................................................ 5-108

Register-Based 2D Memory DMA ....................................... 5-108

Initializing Descriptors in Memory ...................................... 5-111

Software-Triggered Descriptor Fetch Example ...................... 5-113

Handshaked Memory DMA Example .................................. 5-116

ADSP-BF537 Blackfin Processor Hardware Reference xi

Contents

EXTERNAL BUS INTERFACE UNIT

EBIU Overview ............................................................................ 6-2

Block Diagram ........................................................................ 6-4

Internal Memory Interfaces ...................................................... 6-5

Registers .................................................................................. 6-6

Shared Pins ............................................................................. 6-6

System Clock .......................................................................... 6-7

Error Detection ....................................................................... 6-7

Bus Request and Grant ............................................................ 6-8

Operation ............................................................................... 6-8

AMC Overview and Features ......................................................... 6-9

Features ................................................................................... 6-9

Asynchronous Memory Interface .............................................. 6-9

Asynchronous Memory Address Decode ............................ 6-10

AMC Pin Description ................................................................. 6-10

AMC Description of Operation ................................................... 6-11

Avoiding Bus Contention ...................................................... 6-11

External Access Extension .................................................. 6-12

AMC Functional Description ...................................................... 6-12

Programmable Timing Characteristics .................................... 6-12

Asynchronous Reads ......................................................... 6-13

Asynchronous Writes ......................................................... 6-14

Adding External Access Extension ..................................... 6-16

Contents

xii ADSP-BF537 Blackfin Processor Hardware Reference

Partial Write ......................................................................... 6-17

Instruction Fetch .................................................................. 6-18

Cache Line Fill ..................................................................... 6-18

AMC Programming Model ......................................................... 6-19

AMC Configuration .............................................................. 6-19

AMC Register Definition ............................................................ 6-20

EBIU_AMGCTL Register ..................................................... 6-20

EBIU_AMBCTL0 and EBIU_AMBCTL1 Registers ............... 6-21

AMC Programming Examples ..................................................... 6-25

SDC Overview and Features ....................................................... 6-27

Features ................................................................................ 6-27

SDRAM Configurations Supported ....................................... 6-28

SDRAM External Bank Size .................................................. 6-29

SDC Address Mapping .......................................................... 6-30

Internal SDRAM Bank Select ................................................ 6-31

Parallel Connection of SDRAMs ........................................... 6-31

Instruction Fetch .................................................................. 6-32

Cache Line Fill ..................................................................... 6-32

SDC Interface Overview ............................................................. 6-32

SDC Pin Description ............................................................ 6-32

SDRAM Performance ........................................................... 6-34

ADSP-BF537 Blackfin Processor Hardware Reference xiii

Contents

SDC Description of Operation .................................................... 6-35

Definition of SDRAM Architecture Terms ............................. 6-35

Refresh ............................................................................. 6-35

Row Activation ................................................................. 6-35

Column Read/Write .......................................................... 6-35

Row Precharge .................................................................. 6-35

Internal Bank .................................................................... 6-36

External Bank ................................................................... 6-36

Memory Size ..................................................................... 6-36

Burst Length ..................................................................... 6-36

Burst Type ........................................................................ 6-36

CAS Latency ..................................................................... 6-37

Data I/O Mask Function ................................................... 6-37

SDRAM Commands ......................................................... 6-37

Mode Register Set (MRS) Command ................................. 6-37

Extended Mode Register Set (EMRS) Command ............... 6-37

Bank Activate Command ................................................... 6-37

Read/Write Command ...................................................... 6-38

Precharge/Precharge All Command .................................... 6-38

Auto-Refresh Command .................................................... 6-38

Enter Self-Refresh Mode ................................................... 6-38

Exit Self-Refresh Mode ...................................................... 6-38

Contents

xiv ADSP-BF537 Blackfin Processor Hardware Reference

SDC Timing Specs ................................................................ 6-39

tMRD ................................................................................ 6-39

tRAS ................................................................................. 6-39

CL ................................................................................... 6-40

tRCD ................................................................................ 6-40

tRRD ................................................................................ 6-40

tWR .................................................................................. 6-40

tRP ................................................................................... 6-41

tRC ................................................................................... 6-41

tRFC ................................................................................. 6-41

tXSR ................................................................................. 6-41

tREF ................................................................................. 6-42

tREFI ................................................................................ 6-42

SDC Functional Description ....................................................... 6-42

SDC Operation .................................................................... 6-42

SDC Address Muxing ....................................................... 6-45

Multibank Operation ........................................................ 6-46

Core and DMA Arbitration .............................................. 6-46

Changing System Clock During Runtime .......................... 6-47

Changing Power Management During Runtime ................ 6-48

Deep Sleep Mode .......................................................... 6-48

Hibernate State ............................................................. 6-49

Shared SDRAM ................................................................ 6-49

ADSP-BF537 Blackfin Processor Hardware Reference xv

Contents

SDC Commands ................................................................... 6-50

Mode Register Set Command ............................................ 6-52

Extended Mode Register Set Command (Mobile SDRAM) .......................................................... 6-53

Bank Activation Command ............................................... 6-53

Read/Write Command ...................................................... 6-54

Partial Write ..................................................................... 6-54

Single Precharge Command ............................................... 6-55

Precharge All Command .................................................... 6-55

Auto-Refresh Command .................................................... 6-56

Self-Refresh Mode ............................................................. 6-56

Self-Refresh Entry Command ................................... 6-56

Self-Refresh Exit Command ..................................... 6-57

No Operation Command .................................................. 6-58

SDC SA10 Pin ...................................................................... 6-59

SDC Programming Model ........................................................... 6-59

SDC Configuration ............................................................... 6-59

Example SDRAM System Block Diagrams ............................. 6-61

SDC Registers ............................................................................. 6-64

EBIU_SDRRC Register ......................................................... 6-64

EBIU_SDBCTL Register ....................................................... 6-66

Using SDRAMs With Systems Smaller Than 16M Byte ..... 6-69

EBIU_SDGCTL Register ...................................................... 6-69

EBIU_SDSTAT Register ........................................................ 6-80

SDC Programming Examples ...................................................... 6-82

Contents

xvi ADSP-BF537 Blackfin Processor Hardware Reference

PARALLEL PERIPHERAL INTERFACE

Overview ...................................................................................... 7-2

Features ........................................................................................ 7-2

Interface Overview ....................................................................... 7-3


Functional Description ................................................................. 7-7

ITU-R 656 Modes .................................................................. 7-7

ITU-R 656 Background ...................................................... 7-7

ITU-R 656 Input Modes .................................................. 7-10

Entire Field .................................................................. 7-10

Active Video Only ........................................................ 7-11

Vertical Blanking Interval (VBI) Only ........................... 7-12

ITU-R 656 Output Mode ................................................. 7-12

Frame Synchronization in ITU-R 656 Modes .................... 7-13

General-Purpose PPI Modes .................................................. 7-13

Data Input (RX) Modes .................................................... 7-15

No Frame Syncs ............................................................ 7-16

1, 2, or 3 External Frame Syncs ..................................... 7-16

2 or 3 Internal Frame Syncs .......................................... 7-17

Data Output (TX) Modes ................................................. 7-18

No Frame Syncs ............................................................ 7-18

1 or 2 External Frame Syncs .......................................... 7-18

1, 2, or 3 Internal Frame Syncs ..................................... 7-19

ADSP-BF537 Blackfin Processor Hardware Reference xvii

Contents

Frame Synchronization in GP Modes ................................. 7-20

Modes With Internal Frame Syncs ................................. 7-20

Modes With External Frame Syncs ................................ 7-21


DMA Operation .................................................................... 7-23

PPI Registers ............................................................................... 7-26

PPI_CONTROL Register ...................................................... 7-26

PPI_STATUS Register ........................................................... 7-30

PPI_DELAY Register ............................................................. 7-33

PPI_COUNT Register .......................................................... 7-33

PPI_FRAME Register ............................................................ 7-34

Programming Examples ............................................................... 7-36

Data Transfer Scenarios ......................................................... 7-38

ETHERNET MAC

Overview ...................................................................................... 8-2

Features ................................................................................... 8-2


External Interface .................................................................... 8-4

Clocking ............................................................................. 8-4

Pins .................................................................................... 8-5

Internal Interface ..................................................................... 8-7

Power Management ............................................................. 8-7

Contents

xviii ADSP-BF537 Blackfin Processor Hardware Reference


Protocol .................................................................................. 8-8

MII Management Interface ................................................. 8-8

Operation ............................................................................. 8-10

MII Management Interface Operation ............................... 8-11

Receive DMA Operation .................................................. 8-12

Frame Reception and Filtering ...................................... 8-14

RX Automatic Pad Stripping ......................................... 8-18

RX DMA Data Alignment ............................................ 8-18

RX DMA Buffer Structure ............................................ 8-18

RX Frame Status Buffer ................................................ 8-19

RX Frame Status Classification ...................................... 8-20

RX IP Frame Checksum Calculation ............................. 8-21

RX DMA Direction Errors ............................................ 8-23

Transmit DMA Operation ................................................ 8-23

Flexible Descriptor Structure ......................................... 8-26

TX DMA Data Alignment ............................................ 8-27

Late Collisions .............................................................. 8-28

TX Frame Status Classification ..................................... 8-29

TX DMA Direction Errors ............................................ 8-29

Power Management .......................................................... 8-30

Ethernet Operation in the Sleep State ............................ 8-33

Magic Packet Detection ................................................ 8-34

Remote Wake-up Filters ................................................ 8-35

ADSP-BF537 Blackfin Processor Hardware Reference xix

Contents

Ethernet Event Interrupts .................................................. 8-38

RX/TX Frame Status Interrupt Operation ...................... 8-42

RX Frame Status Register Operation at Startup and Shutdown .................................................................. 8-43

TX Frame Status Register Operation at Startup and Shutdown .................................................................. 8-43

MAC Management Counters ............................................. 8-43


Configure MAC Pins ............................................................. 8-46

Multiplexing Scheme ........................................................ 8-47

CLKBUF .......................................................................... 8-47

Configure Interrupts .............................................................. 8-47

Configure MAC Registers ...................................................... 8-48

MAC Address ................................................................... 8-48

MII Station Management .................................................. 8-48

Configure PHY ..................................................................... 8-50

Receive and Transmit Data .................................................... 8-50

Receiving Data .................................................................. 8-51

Transmitting Data ............................................................. 8-51

Ethernet MAC Register Definitions ............................................. 8-52

Control-Status Register Group ............................................... 8-65

EMAC_OPMODE Register .............................................. 8-65

EMAC_ADDRLO Register ............................................... 8-72

EMAC_ADDRHI Register ................................................ 8-72

EMAC_HASHLO Register ............................................... 8-73

Contents

xx ADSP-BF537 Blackfin Processor Hardware Reference

EMAC_HASHHI Register ................................................ 8-76

EMAC_STAADD Register ............................................... 8-77

EMAC_STADAT Register ................................................ 8-78

EMAC_FLC Register ........................................................ 8-79

EMAC_VLAN1 Register .................................................. 8-81

EMAC_VLAN2 Register .................................................. 8-82

EMAC_WKUP_CTL Register .......................................... 8-83

EMAC_WKUP_FFMSKx Registers .................................. 8-85

EMAC_WKUP_FFCMD Register .................................... 8-90

EMAC_WKUP_FFOFF Register ...................................... 8-92

EMAC_WKUP_FFCRC0 and EMAC_WKUP_FFCRC1 Registers ........................................................................ 8-92

System Interface Register Group ............................................ 8-94

EMAC_SYSCTL Register ................................................. 8-94

EMAC_SYSTAT Register ................................................. 8-96

Ethernet MAC Frame Status Registers ................................... 8-98

EMAC_RX_STAT Register ............................................... 8-98

EMAC_RX_STKY Register ............................................ 8-104

EMAC_RX_IRQE Register ............................................. 8-108

EMAC_TX_STAT Register ............................................. 8-108

EMAC_TX_STKY Register ............................................ 8-113

EMAC_TX_IRQE Register ............................................ 8-116

EMAC_MMC_RIRQS Register ...................................... 8-116

EMAC_MMC_RIRQE Register ..................................... 8-118

ADSP-BF537 Blackfin Processor Hardware Reference xxi

Contents

EMAC_MMC_TIRQS Register ...................................... 8-120

EMAC_MMC_TIRQE Register ...................................... 8-122

MAC Management Counter Registers .................................. 8-124

EMAC_MMC_CTL Register .......................................... 8-124

Programming Examples ............................................................. 8-126

Ethernet Structures .............................................................. 8-127

MAC Address Setup ............................................................ 8-129

PHY Control Routines ........................................................ 8-130

CAN MODULE

Overview ...................................................................................... 9-2


CAN Mailbox Area .................................................................. 9-5

CAN Mailbox Control ............................................................. 9-7

CAN Protocol Basics ............................................................... 9-8

CAN Operation .......................................................................... 9-10

Bit Timing ............................................................................ 9-10

Transmit Operation ............................................................... 9-13

Retransmission .................................................................. 9-14

Single Shot Transmission ................................................... 9-16

Auto-Transmission ............................................................ 9-16

Receive Operation ................................................................. 9-16

Data Acceptance Filter ...................................................... 9-19

Remote Frame Handling ................................................... 9-20

Watchdog Mode ............................................................... 9-20

Contents

xxii ADSP-BF537 Blackfin Processor Hardware Reference

Time Stamps ......................................................................... 9-21

Temporarily Disabling Mailboxes .......................................... 9-22

Functional Operation ................................................................. 9-23

CAN Interrupts .................................................................... 9-24

Mailbox Interrupts ........................................................... 9-24

Global CAN Status Interrupt ............................................ 9-25

Event Counter ...................................................................... 9-27

CAN Warnings and Errors .................................................... 9-29

Programmable Warning Limits .......................................... 9-29

CAN Error Handling ........................................................ 9-29

Error Frames ................................................................ 9-30

Error Levels .................................................................. 9-32

Debug and Test Modes .......................................................... 9-34

Low Power Features ............................................................... 9-38

CAN Built-In Suspend Mode ............................................ 9-38

CAN Built-In Sleep Mode ................................................ 9-39

CAN Wakeup From Hibernate State ................................. 9-39

CAN Register Definitions ........................................................... 9-41

Global CAN Registers ........................................................... 9-45

CAN_CONTROL Register .............................................. 9-45

CAN_STATUS Register ................................................... 9-46

CAN_DEBUG Register .................................................... 9-47

CAN_CLOCK Register .................................................... 9-47

CAN_TIMING Register ................................................... 9-48

ADSP-BF537 Blackfin Processor Hardware Reference xxiii

Contents

CAN_INTR Register ........................................................ 9-48

CAN_GIM Register .......................................................... 9-49

CAN_GIS Register ........................................................... 9-49

CAN_GIF Register ........................................................... 9-50

Mailbox/Mask Registers ......................................................... 9-50

CAN_AMxx Registers ....................................................... 9-50

CAN_MBxx_ID1 Registers ............................................... 9-55

CAN_MBxx_ID0 Registers ............................................... 9-57

CAN_MBxx_TIMESTAMP Registers ............................... 9-59

CAN_MBxx_LENGTH Registers ..................................... 9-61

CAN_MBxx_DATAx Registers .......................................... 9-63

Mailbox Control Registers ..................................................... 9-71

CAN_MCx Registers ........................................................ 9-71

CAN_MDx Registers ........................................................ 9-72

CAN_RMPx Register ........................................................ 9-73

CAN_RMLx Register ........................................................ 9-74

CAN_OPSSx Register ....................................................... 9-75

CAN_TRSx Registers ........................................................ 9-76

CAN_TRRx Registers ....................................................... 9-77

CAN_AAx Register ........................................................... 9-78

CAN_TAx Register ........................................................... 9-79

CAN_MBTD Register ...................................................... 9-80

CAN_RFHx Registers ....................................................... 9-80

CAN_MBIMx Registers .................................................... 9-82

Contents

xxiv ADSP-BF537 Blackfin Processor Hardware Reference

CAN_MBTIFx Registers .................................................. 9-83

CAN_MBRIFx Registers .................................................. 9-84

Universal Counter Registers .................................................. 9-85

CAN_UCCNF Register .................................................... 9-85

CAN_UCCNT Register ................................................... 9-86

CAN_UCRC Register ....................................................... 9-86

Error Registers ...................................................................... 9-87

CAN_CEC Register ......................................................... 9-87

CAN_ESR Register .......................................................... 9-87

CAN_EWR Register ......................................................... 9-87

Programming Examples .............................................................. 9-88

CAN Setup Code .................................................................. 9-88

Initializing and Enabling CAN Mailboxes .............................. 9-90

Initiating CAN Transfers and Processing Interrupts ................ 9-91

SPI COMPATIBLE PORT CONTROLLERS

Overview .................................................................................... 10-2

Features ...................................................................................... 10-2

Interface Overview ..................................................................... 10-3

External Interface .................................................................. 10-4

Serial Peripheral Interface Clock Signal (SCK) ................... 10-5

Master Out Slave In (MOSI) ............................................ 10-5

Master In Slave Out (MISO) ............................................ 10-6

Serial Peripheral Interface Slave Select Input Signal ............ 10-6

ADSP-BF537 Blackfin Processor Hardware Reference xxv

Contents

Serial Peripheral Interface Slave Select Enable Output Signals ........................................................................... 10-8

Slave Select Inputs .......................................................... 10-10

Use of FLS Bits in SPI_FLG for Multiple Slave SPI Systems ........................................................................ 10-10

Internal Interfaces ............................................................... 10-12

DMA Functionality ........................................................ 10-13

SPI Transmit Data Buffer .................................................... 10-14

SPI Receive Data Buffer ....................................................... 10-14

Description of Operation .......................................................... 10-15

SPI Transfer Protocols ......................................................... 10-15

SPI General Operation ........................................................ 10-18

SPI Control ......................................................................... 10-19

Clock Signals ...................................................................... 10-20

SPI Baud Rate ..................................................................... 10-21

Error Signals and Flags ........................................................ 10-21

Mode Fault Error (MODF) ............................................. 10-22

Transmission Error (TXE) ............................................... 10-23

Reception Error (RBSY) .................................................. 10-23

Transmit Collision Error (TXCOL) ................................. 10-23

Interrupt Output ................................................................. 10-24

Functional Description ............................................................. 10-24

Master Mode Operation ...................................................... 10-25

Transfer Initiation From Master (Transfer Modes) ................ 10-26

Contents

xxvi ADSP-BF537 Blackfin Processor Hardware Reference

Slave Mode Operation ......................................................... 10-27

Slave Ready for a Transfer .................................................... 10-28

Programming Model ................................................................. 10-29

Starting and Ending an SPI Transfer .................................... 10-29

Master Mode DMA Operation ............................................ 10-31

Slave Mode DMA Operation ............................................... 10-33

SPI Registers ............................................................................ 10-41

SPI_BAUD Register ............................................................ 10-42

SPI_CTL Register ............................................................... 10-43

SPI_FLG Register ............................................................... 10-44

SPI_STAT Register ............................................................. 10-46

SPI_TDBR Register ............................................................ 10-46

SPI_RDBR Register ............................................................ 10-47

SPI_SHADOW Register ..................................................... 10-47


Core Generated Transfer ..................................................... 10-48

Initialization Sequence .................................................... 10-48

Starting a Transfer .......................................................... 10-49

Post Transfer and Next Transfer ...................................... 10-50

Stopping ........................................................................ 10-51

DMA Transfer .................................................................... 10-51

DMA Initialization Sequence .......................................... 10-51

SPI Initialization Sequence ............................................. 10-52

ADSP-BF537 Blackfin Processor Hardware Reference xxvii

Contents

Starting a Transfer ........................................................... 10-54

Stopping a Transfer ......................................................... 10-54

TWO WIRE INTERFACE CONTROLLER

Overview .................................................................................... 11-2

Interface Overview ...................................................................... 11-3


Serial Clock Signal (SCL) .................................................. 11-4

Serial Data Signal (SDA) ................................................... 11-4

TWI Pins .......................................................................... 11-4

Internal Interfaces ................................................................. 11-5

Description of Operation ............................................................ 11-6

TWI Transfer Protocols ......................................................... 11-6

Clock Generation and Synchronization .............................. 11-7

Bus Arbitration ................................................................. 11-7

Start and Stop Conditions ................................................. 11-8

General Call Support ........................................................ 11-9

Fast Mode ....................................................................... 11-10

TWI General Operation ............................................................ 11-10

TWI Control ...................................................................... 11-10

Clock Signal ........................................................................ 11-11

Error Signals and Flags ........................................................ 11-12

TWI Master Status .......................................................... 11-12

TWI Slave Status ............................................................ 11-15

Contents

xxviii ADSP-BF537 Blackfin Processor Hardware Reference

TWI FIFO Status ........................................................... 11-16

TWI Interrupt Status ...................................................... 11-17


General Setup ..................................................................... 11-19

Slave Mode ......................................................................... 11-20

Master Mode Clock Setup ................................................... 11-21

Master Mode Transmit ........................................................ 11-21

Master Mode Receive .......................................................... 11-23

Repeated Start Condition .................................................... 11-24

Transmit/Receive Repeated Start Sequence ...................... 11-24

Receive/Transmit Repeated Start Sequence ...................... 11-25


TWI Register Descriptions ....................................................... 11-29

TWI_CONTROL Register ................................................. 11-29

TWI_CLKDIV Register ...................................................... 11-29

TWI_SLAVE_CTL Register ................................................ 11-30

TWI_SLAVE_ADDR Register ............................................ 11-32

TWI_SLAVE_STAT Register .............................................. 11-32

TWI_MASTER_CTL Register ............................................ 11-33

TWI_MASTER_ADDR Register ........................................ 11-37

TWI_MASTER_STAT Register .......................................... 11-38

TWI_FIFO_CTL Register .................................................. 11-39

TWI_FIFO_STAT Register ................................................. 11-41

TWI_INT_MASK Register ................................................. 11-41

ADSP-BF537 Blackfin Processor Hardware Reference xxix

Contents

TWI_INT_STAT Register ................................................... 11-45

TWI_XMT_DATA8 Register .............................................. 11-46

TWI_XMT_DATA16 Register ............................................ 11-46

TWI_RCV_DATA8 Register ............................................... 11-47

TWI_RCV_DATA16 Register ............................................. 11-48


Master Mode Setup ............................................................. 11-49

Slave Mode Setup ................................................................ 11-54

Electrical Specifications ............................................................. 11-61

SPORT CONTROLLERS

Overview .................................................................................... 12-2

Features ................................................................................. 12-2


SPORT Pin/Line Terminations ............................................ 12-10


SPORT Operation ............................................................... 12-11

SPORT Disable ................................................................... 12-11

Setting SPORT Modes ........................................................ 12-12

Stereo Serial Operation ........................................................ 12-13

Multichannel Operation ...................................................... 12-16

Multichannel Enable ....................................................... 12-19

Frame Syncs in Multichannel Mode ................................. 12-20

Multichannel Frame ........................................................ 12-21

Multichannel Frame Delay .............................................. 12-22

Contents

xxx ADSP-BF537 Blackfin Processor Hardware Reference

Window Size .................................................................. 12-23

Window Offset ............................................................... 12-23

Other Multichannel Fields in SPORTx_MCMC2 ........... 12-24

Channel Selection Register .............................................. 12-24

Multichannel DMA Data Packing ................................... 12-25

Support for H.100 Standard Protocol .................................. 12-26

2X Clock Recovery Control ............................................ 12-27


Clock and Frame Sync Frequencies ...................................... 12-27

Maximum Clock Rate Restrictions .................................. 12-29

Word Length ...................................................................... 12-29

Bit Order ............................................................................ 12-29

Data Type ........................................................................... 12-30

Companding ....................................................................... 12-30

Clock Signal Options .......................................................... 12-31

Frame Sync Options ............................................................ 12-32

Framed Versus Unframed ................................................ 12-32

Internal Versus External Frame Syncs .............................. 12-34

Active Low Versus Active High Frame Syncs .................... 12-35

Sampling Edge for Data and Frame Syncs ........................ 12-35

Early Versus Late Frame Syncs (Normal Versus Alternate Timing) ........................................................ 12-37

Data Independent Transmit Frame Sync .......................... 12-39

ADSP-BF537 Blackfin Processor Hardware Reference xxxi

Contents

Moving Data Between SPORTs and Memory ....................... 12-40

SPORT RX, TX, and Error Interrupts ................................. 12-40

PAB Errors .......................................................................... 12-41

Timing Examples ................................................................ 12-41

SPORT Registers ...................................................................... 12-47

Register Writes and Effective Latency ................................... 12-48

SPORTx_TCR1 and SPORTx_TCR2 Registers ................... 12-49

SPORTx_RCR1 and SPORTx_RCR2 Registers ................... 12-54

Data Word Formats ............................................................. 12-58

SPORTx_TX Register ......................................................... 12-58

SPORTx_RX Register ......................................................... 12-60

SPORTx_STAT Register ...................................................... 12-62

SPORTx_TCLKDIV Register .............................................. 12-64

SPORTx_RCLKDIV Register .............................................. 12-64

SPORTx_TFSDIV Register ................................................. 12-65

SPORTx_RFSDIV Register ................................................. 12-65

SPORTx_MCMCn Registers ............................................... 12-66

SPORTx_CHNL Register .................................................... 12-67

SPORTx_MRCSn Registers ................................................. 12-68

SPORTx_MTCSn Registers ................................................. 12-70


SPORT Initialization Sequence ............................................ 12-72

DMA Initialization Sequence ............................................... 12-74

Contents

xxxii ADSP-BF537 Blackfin Processor Hardware Reference

Interrupt Servicing .............................................................. 12-76

Starting a Transfer ............................................................... 12-77

UART PORT CONTROLLERS

Overview .................................................................................... 13-2

Features ...................................................................................... 13-2

Interface Overview ..................................................................... 13-3


Internal Interface .................................................................. 13-4


UART Transfer Protocol ........................................................ 13-5

UART Transmit Operation .................................................... 13-6

UART Receive Operation ...................................................... 13-7

IrDA Transmit Operation ...................................................... 13-8

IrDA Receive Operation ........................................................ 13-9

Interrupt Processing ............................................................ 13-11

Bit Rate Generation ............................................................ 13-13

Autobaud Detection ............................................................ 13-14


Non-DMA Mode ................................................................ 13-17

DMA Mode ........................................................................ 13-18

Mixing Modes ..................................................................... 13-20

UART Registers ........................................................................ 13-21

UARTx_LCR Registers ....................................................... 13-22

UARTx_MCR Registers ...................................................... 13-24

ADSP-BF537 Blackfin Processor Hardware Reference xxxiii

Contents

UARTx_LSR Registers ........................................................ 13-25

UARTx_THR Registers ....................................................... 13-27

UARTx_RBR Registers ........................................................ 13-27

UARTx_IER Registers ......................................................... 13-28

UARTx_IIR Registers .......................................................... 13-30

UARTx_DLL Registers ........................................................ 13-31

UARTx_DLH Registers ....................................................... 13-32

UARTx_SCR Registers ........................................................ 13-32

UARTx_GCTL Registers ..................................................... 13-33


GENERAL-PURPOSE PORTS

Overview .................................................................................... 14-2

Features ...................................................................................... 14-3



Port F Structure ................................................................ 14-4

Port G Structure ............................................................... 14-6

Port H Structure ............................................................... 14-7

Port J Structure ................................................................. 14-8


Performance/Throughput ...................................................... 14-9

Contents

xxxiv ADSP-BF537 Blackfin Processor Hardware Reference


Operation ........................................................................... 14-10

General-Purpose I/O Modules ............................................. 14-11

GPIO Interrupt Processing .................................................. 14-14


Memory-Mapped GPIO Registers ............................................. 14-22

PORT_MUX Control Register ............................................ 14-22

PORTx_FER Registers ........................................................ 14-23

PORTxIO_DIR Registers ................................................... 14-24

PORTxIO_INEN Registers ................................................. 14-25

PORTxIO Registers ............................................................ 14-26

PORTxIO_SET Registers .................................................... 14-26

PORTxIO_CLEAR Registers .............................................. 14-27

PORTxIO_TOGGLE Registers ........................................... 14-28

PORTxIO_POLAR Registers .............................................. 14-29

PORTxIO_EDGE Registers ................................................ 14-29

PORTxIO_BOTH Registers ............................................... 14-30

PORTxIO_MASKA Registers .............................................. 14-30

PORTxIO_MASKB Registers .............................................. 14-31

PORTxIO_MASKA_SET Registers ..................................... 14-32

PORTxIO_MASKB_SET Registers ..................................... 14-33

PORTxIO_MASKA_CLEAR Registers ................................ 14-34

PORTxIO_MASKB_CLEAR Registers ................................ 14-35

ADSP-BF537 Blackfin Processor Hardware Reference xxxv

Contents

PORTxIO_MASKA_TOGGLE Registers ............................. 14-36

PORTxIO_MASKB_TOGGLE Registers ............................. 14-37


GENERAL-PURPOSE TIMERS

Overview and Features ................................................................ 15-2

Features ................................................................................. 15-2



Internal Interface ................................................................... 15-6


Interrupt Processing .............................................................. 15-8

Illegal States ........................................................................ 15-10

Modes of Operation .................................................................. 15-13

Pulse Width Modulation (PWM_OUT) Mode ..................... 15-13

Output Pad Disable ........................................................ 15-15

Single Pulse Generation ................................................... 15-15

Pulse Width Modulation Waveform Generation ............... 15-16

PULSE_HI Toggle Mode ................................................ 15-18

Externally Clocked PWM_OUT ..................................... 15-22

Using PWM_OUT Mode With the PPI .......................... 15-23

Stopping the Timer in PWM_OUT Mode ....................... 15-23

Contents

xxxvi ADSP-BF537 Blackfin Processor Hardware Reference

Pulse Width Count and Capture (WDTH_CAP) Mode ....... 15-26

Autobaud Mode ............................................................. 15-34

External Event (EXT_CLK) Mode ....................................... 15-34


Timer Registers ........................................................................ 15-38

TIMER_ENABLE Register ................................................. 15-39

TIMER_DISABLE Register ................................................ 15-39

TIMER_STATUS Register .................................................. 15-41

TIMERx_CONFIG Registers .............................................. 15-43

TIMERx_COUNTER Registers .......................................... 15-45

TIMERx_PERIOD Registers .............................................. 15-46

TIMERx_WIDTH Registers ............................................... 15-49

Summary ............................................................................ 15-50


CORE TIMER


Timer Overview ......................................................................... 16-2

External Interfaces ................................................................ 16-3



Interrupt Processing .............................................................. 16-4

Core Timer Registers .................................................................. 16-5

TCNTL Register ................................................................... 16-5

TCOUNT Register ............................................................... 16-6

ADSP-BF537 Blackfin Processor Hardware Reference xxxvii

Contents

TPERIOD Register ............................................................... 16-6

TSCALE Register .................................................................. 16-7

Programming Examples ............................................................... 16-8

WATCHDOG TIMER




Internal Interface ................................................................... 17-4


Watchdog Timer Register Definitions ......................................... 17-6

WDOG_CNT Register ......................................................... 17-6

WDOG_STAT Register ......................................................... 17-7

WDOG_CTL Register .......................................................... 17-8


REAL-TIME CLOCK

Overview .................................................................................... 18-2



RTC Clock Requirements ...................................................... 18-5

Prescaler Enable ..................................................................... 18-5

RTC Programming Model ........................................................... 18-7

Register Writes ...................................................................... 18-8

Write Latency ........................................................................ 18-9

Contents

xxxviii ADSP-BF537 Blackfin Processor Hardware Reference

Register Reads ..................................................................... 18-10

Deep Sleep .......................................................................... 18-10

Event Flags ......................................................................... 18-11

Setting Time of Day ............................................................ 18-13

Using the Stopwatch ........................................................... 18-14

Interrupts ........................................................................... 18-15

State Transitions Summary .................................................. 18-17

RTC Register Definitions ......................................................... 18-20

RTC_STAT Register ........................................................... 18-21

RTC_ICTL Register ........................................................... 18-21

RTC_ISTAT Register .......................................................... 18-22

RTC_SWCNT Register ...................................................... 18-22

RTC_ALARM Register ....................................................... 18-23

RTC_PREN Register .......................................................... 18-23


Enable RTC Prescaler .......................................................... 18-24

RTC Stopwatch For Exiting Deep Sleep Mode ..................... 18-25

RTC Alarm to Come Out of Hibernate State ....................... 18-27

SYSTEM RESET AND BOOTING

Overview .................................................................................... 19-2

Reset and Powerup ..................................................................... 19-3

Hardware Reset ..................................................................... 19-3

System Reset Configuration Register (SYSCR) ....................... 19-5

Software Resets and Watchdog Timer .................................... 19-6

ADSP-BF537 Blackfin Processor Hardware Reference xxxix

Contents

Software Reset Register (SWRST) .......................................... 19-7

Core-Only Software Reset ...................................................... 19-8

Core and System Reset .......................................................... 19-9

Reset Vector ........................................................................ 19-10

Servicing Reset Interrupts .................................................... 19-10

Booting Process ......................................................................... 19-12

Header Information ............................................................. 19-14

Host Wait Feedback Strobe (HWAIT) ............................. 19-18

Final Initialization ........................................................... 19-22

Initialization Code ............................................................... 19-22

Multi-Application (Multi-DXE) Management ...................... 19-26

User-Callable Boot ROM Functions ................................ 19-28

Booting a Different Application ................................... 19-28

Determining Boot Stream Start Addresses .................... 19-30

Specific Blackfin Boot Modes .................................................... 19-34

Bypass (No-Boot) Mode (BMODE = 000) ........................... 19-35

8-Bit Flash/PROM Boot (BMODE = 001) ........................... 19-36

16-Bit Flash/PROM Boot (BMODE = 001) ......................... 19-40

SPI Master Mode Boot from SPI Memory (BMODE = 011) .............................................................. 19-43

SPI Memory Detection Routine ...................................... 19-44

SPI Slave Mode Boot From SPI Host (BMODE = 100) ........ 19-49

TWI Master Boot Mode (BMODE = 101) ........................... 19-53

TWI Slave Boot Mode (BMODE = 110) .............................. 19-55

Contents

xl ADSP-BF537 Blackfin Processor Hardware Reference

UART Slave Mode Boot via Master Host (BMODE = 111) ............................................................. 19-56

Blackfin Loader File Viewer ...................................................... 19-60

DYNAMIC POWER MANAGEMENT

Phase Locked Loop and Clock Control ....................................... 20-2

PLL Overview ....................................................................... 20-2

PLL Clock Multiplier Ratios ................................................. 20-4

Core Clock/System Clock Ratio Control ........................... 20-5

Dynamic Power Management Controller ..................................... 20-7

Operating Modes .................................................................. 20-8

Dynamic Power Management Controller States ...................... 20-8

Full-On Mode .................................................................. 20-8

Active Mode ..................................................................... 20-9

Sleep Mode ...................................................................... 20-9

Deep Sleep Mode ........................................................... 20-10

Hibernate State ............................................................... 20-11

Operating Mode Transitions ................................................ 20-11

Programming Operating Mode Transitions ...................... 20-14

PLL Programming Sequence ....................................... 20-15

PLL Programming Sequence Continues ....................... 20-17

Dynamic Supply Voltage Control ........................................ 20-18

ADSP-BF537 Blackfin Processor Hardware Reference xli

Contents

Power Supply Management .................................................. 20-18

Controlling the Voltage Regulator ................................... 20-19

Changing Voltage ............................................................ 20-21

Powering Down the Core (Hibernate State) ..................... 20-22

PLL Registers ............................................................................ 20-25

PLL_DIV Register ............................................................... 20-26

PLL_CTL Register .............................................................. 20-26

PLL_STAT Register ............................................................. 20-27

PLL_LOCKCNT Register ................................................... 20-27

VR_CTL Register ................................................................ 20-28


Active Mode to Full-On Mode ............................................. 20-30

Full-On Mode to Active Mode ............................................. 20-31

In the Full On Mode, Change CLKIN to VCO Multiplier From 31x to 2x ................................................................. 20-32

Setting Wakeups and Entering Hibernate State ..................... 20-33

Changing Internal Voltage Levels ......................................... 20-34

SYSTEM DESIGN

Pin Descriptions ......................................................................... 21-2

Managing Clocks ........................................................................ 21-2

Managing Core and System Clocks ........................................ 21-2

Configuring and Servicing Interrupts ........................................... 21-2

Contents

xlii ADSP-BF537 Blackfin Processor Hardware Reference

Semaphores ................................................................................ 21-3

Example Code for Query Semaphore ..................................... 21-4

Data Delays, Latencies and Throughput ...................................... 21-5

Bus Priorities .............................................................................. 21-5

External Memory Design Issues ................................................... 21-5

Example Asynchronous Memory Interfaces ............................ 21-5

Avoiding Bus Contention ...................................................... 21-7

High-Frequency Design Considerations ...................................... 21-8

Signal Integrity ..................................................................... 21-8

Decoupling Capacitors and Ground Planes .......................... 21-10

5 Volt Tolerance .................................................................. 21-11

Resetting the Processor ........................................................ 21-12

Recommendations for Unused Pins ..................................... 21-12

Programmable Outputs ....................................................... 21-12

Test Point Access ................................................................. 21-12

Oscilloscope Probes ............................................................. 21-13

Recommended Reading ....................................................... 21-13

SYSTEM MMR ASSIGNMENTS

Dynamic Power Management Registers ......................................... A-3

System Reset and Interrupt Control Registers ................................ A-3

Watchdog Timer Registers ............................................................ A-4

ADSP-BF537 Blackfin Processor Hardware Reference xliii

Contents

Real-Time Clock Registers ........................................................... A-5

UART0 Controller Registers ........................................................ A-5

SPI Controller Registers ............................................................... A-6

Timer Registers ............................................................................ A-7

Ports Registers .............................................................................. A-9

SPORT0 Controller Registers ..................................................... A-13

SPORT1 Controller Registers ..................................................... A-15

External Bus Interface Unit Registers .......................................... A-17

DMA/Memory DMA Control Registers ..................................... A-18

PPI Registers .............................................................................. A-20

TWI Registers ............................................................................ A-21

UART1 Controller Registers ...................................................... A-22

CAN Registers ........................................................................... A-23

Ethernet MAC Registers ............................................................. A-31

Handshake MDMA Control Registers ........................................ A-36

Core Timer Registers .................................................................. A-38

Processor-Specific Memory Registers .......................................... A-38

TEST FEATURES

JTAG Standard ............................................................................ B-1

Boundary-Scan Architecture ......................................................... B-2

Instruction Register ................................................................ B-4

Contents

xliv ADSP-BF537 Blackfin Processor Hardware Reference

Public Instructions .................................................................. B-5

EXTEST – Binary Code 00000 ........................................... B-5

SAMPLE/PRELOAD – Binary Code 10000 ........................ B-6

BYPASS – Binary Code 11111 ............................................ B-6

Boundary-Scan Register .......................................................... B-6

GLOSSARY

INDEX

ADSP-BF537 Blackfin Processor Hardware Reference xlv

PREFACE

Thank you for purchasing and developing systems using Blackfin® processors from Analog Devices, Inc.

Purpose of This ManualThe ADSP-BF537 Blackfin Processor Hardware Reference provides architec-tural information about the ADSP-BF534, ADSP-BF536, and ADSP-BF537 processors. The architectural descriptions cover functional blocks, buses, and ports, including all features and processes that they support.

For programming information, see the Blackfin Processor Programming Reference. For timing, electrical, and package specifications, see the ADSP-BF534 Embedded Processor Data Sheet or the ADSP-BF536/ADSP-BF537 Embedded Processor Data Sheet.

Intended AudienceThe primary audience for this manual is a programmer who is familiar with Analog Devices Blackfin processors. This manual assumes that the audience has a working knowledge of the appropriate processor architec-ture and instruction set. Programmers who are unfamiliar with Analog Devices processors can use this manual, but should supplement it with other texts, such as the appropriate programming reference manuals and data sheets, that describe their target architecture.

Manual Contents

xlvi ADSP-BF537 Blackfin Processor Hardware Reference

Manual ContentsThis manual consists of:

• Chapter 1, “Introduction”Provides a high level overview of the processor, including peripher-als, power management, and development tools.

• Chapter 2, “Chip Bus Hierarchy”Describes on-chip buses, including how data moves through the system.

• Chapter 3, “Memory”Describes processor-specific memory topics, including L1memories and processor-specific memory MMRs.

• Chapter 4, “System Interrupts”Describes the system peripheral interrupts, including setup and clearing of interrupt requests.

• Chapter 5, “Direct Memory Access�

Documents

ADSP-BF537 Blackfin Processor Hardware Reference · ADSP-BF537 Blackfin® Processor Hardware Reference (Includes ADSP-BF534 and ADSP-BF536 Blackfin Processors) Revision 3.2, March