A Fully Polynomial Time Approximation Scheme for Timing Driven Minimum Cost Buffer Insertion Shiyan Hu*, Zhuo Li**, Charles Alpert** *Dept of Electrical

Embed Size (px)

DESCRIPTION

Technology generation (  m ) Delay (psec) Transistor/Gate delay Interconnect delay Interconnect Delay Dominates