Upload
malang-sumirang
View
232
Download
0
Embed Size (px)
Citation preview
7/28/2019 5 Logika Boolean.ppt
1/26
7/28/2019 5 Logika Boolean.ppt
2/26
Pendahuluan
Aljabar boolean, adalah sistem aljabar himpunanatau proposisi yang memenuhi aturan-aturan
ekivalen logis.
Misalkan B dengan operasi + dan *, atau suatukomplemen, dan dua elemen yang beda 0 dan 1
yang didefinisikan pada himpunan atau
proposisi, sehingga a,b dan c merupakan
elemen B yang mempunyai sifat-sifat identitas,
komutatif, distributif dan komplemen.
7/28/2019 5 Logika Boolean.ppt
3/26
aa*ba+b
7/28/2019 5 Logika Boolean.ppt
4/26
7/28/2019 5 Logika Boolean.ppt
5/26
Basis Bilangan
Biner = 0,1 Oktal = 0,1,2,3,4,5,6,7 Desimal = 0,1,2,3,4,5,6,7,8,9 Hexadesimal =
0,1,2,3,4,5,6,7,8,9,A,B,C,D,E,F
7/28/2019 5 Logika Boolean.ppt
6/26
Prinsip Dualitas
Apabila dalam sebuah aljabar boole B,operasi + dipertukarkan dengan * dan
sebaliknya, dan 0 dipertukarkan dengan 1
dan sebaliknya. (a*1)+(b*0)=b adalah (a+0)*(b+1)=b
7/28/2019 5 Logika Boolean.ppt
7/26
Fungsi Boolean
Dinyatakan dalam bentuk f(x), g(x) danlainnya.
7/28/2019 5 Logika Boolean.ppt
8/26
Pengujian Ekivalen
Bentuk Standar Bentuk Kanonik
Bentuk Sum-of-ProductSum = gabungan dan product = irisan.
Masukannya E sebuah ekspresi boole, danekspresi SoP ekivalen dengan E Gunakan kaidah2 ekivalen sehingga tersisa bentuk +
dan * saja.
Gunakan kaidah De Morgan. Gunakan kaidah Distribusi. Gunakan kaidah komutatif. Gunakan kaidah penyerapan dan identitas.
7/28/2019 5 Logika Boolean.ppt
9/26
Operasi Logika
Fungsi Boole Simbol Operator Nama
F0=0 Null
F1=xy x*y and
F2=xy x/y Inhibition
F3=x Transfer
F4=xy y/x Inhibition
7/28/2019 5 Logika Boolean.ppt
10/26
Fungsi Boole Simbol Operator Nama
F5=y Transfer
F6=xy+xy xy XOR
F7=x+y x+y OR
F8=(x+y) xy NOR
F9=xy+xy xy Equivalence
7/28/2019 5 Logika Boolean.ppt
11/26
Fungsi Boole Simbol Operator Nama
F10=y y Complement
F11=x + y xy Implication
F12=x X Complement
F13=x+y xy ImplicationF14=(xy) xy NAND
F15=1 Identity
7/28/2019 5 Logika Boolean.ppt
12/26
Penyederhanaan
Aljabar menggunakan logika ekivalen. Peta Karnaugh Metode Quine-Mc.Cluskey (untuk kasus
empat variabel atau lebih)
Espresso heuristic Metode Petrick's
7/28/2019 5 Logika Boolean.ppt
13/26
Peta Karnaugh
Peta Karnaugh digambarkan dengankotak bujur sangkar. Setiap kotak
merepresentasikan minterm(SoP).
Jumlah kotak=2 pangkat jumlah variabel.
7/28/2019 5 Logika Boolean.ppt
14/26
The Karnaugh map, also known as a Veitch diagram (KV-map orK-map for short), is a tool to facilitate the simplification ofBooleanalgebraIC expressions. The Karnaugh map reduces the need forextensive calculations by taking advantage of human pattern-recognition and permitting the rapid identification and elimination ofpotential race hazards.
The Karnaugh map was invented in 1952 by Edward W. Veitch. Itwas further developed in 1953 by Maurice Karnaugh, atelecommunications engineer at Bell Labs, to help simplify digitalelectronic circuits.
In a Karnaugh map the boolean variables are transferred (generallyfrom a truth table) and ordered according to the principles ofGraycode in which only one variable changes in between squares. Oncethe table is generated and the output possibilities are transcribed,the data is arranged into the largest even group possible and theminterm is generated through the axiom laws of boolean algebra.
7/28/2019 5 Logika Boolean.ppt
15/26
7/28/2019 5 Logika Boolean.ppt
16/26
Dua variabely
X
0 1
0 xy
1 xy xy
7/28/2019 5 Logika Boolean.ppt
17/26
Contoh
y
X 0 1
0 xy
1 xy xy
= x + y
7/28/2019 5 Logika Boolean.ppt
18/26
Latihan
E= xy + xy E= xy + xy + xy E= xy + xy
7/28/2019 5 Logika Boolean.ppt
19/26
Tiga variabelyz
x
00 01 10 11
0 xyz xyz xyz
1 xyz xyz xyz xyz
= x + y + z
7/28/2019 5 Logika Boolean.ppt
20/26
Latihan
E= xyz + xyz + xyz + xyz E= xyz + xyz + xyz + xyz + xyz E= xyz + xyz + xyz + xyz + xyz
7/28/2019 5 Logika Boolean.ppt
21/26
7/28/2019 5 Logika Boolean.ppt
22/26
Metode Quine-Mc.Cluskey
Dengan peta Karnaugh, untuk empatvariabel menjadi lebih kompleks.
Metode ini akan membantupenyelesaiannya.
Metode ini terdiri atas dua bagianMenentukan term-term sebagai kandidat.Memilih kandidat untuk mendapatkan
ekspresi dengan jumlah literal sedikit.
7/28/2019 5 Logika Boolean.ppt
23/26
ESPRESSO Heuristic
A radically different approach to this issue isfollowed in the ESPRESSO algorithm,developed by Brayton e.a. at the University ofCalifornia, Berkeley.[7] Rather than expanding a
logic function into minterms, the programmanipulates "cubes", representing the productterms in the ON-, DC- and OFF-coversiteratively. Although the minimization result is notguaranteed to be the global minimum, in practice
this is very closely approximated, while thesolution is always free from redundancy.
7/28/2019 5 Logika Boolean.ppt
24/26
Compared to the other methods, this one isessentially more efficient, reducing memory
usage and computation time by several orders of
magnitude. Its name reflects the way of instantly
making a cup of fresh coffee. There is hardly anyrestriction to the number of variables, output
functions and product terms of a combinational
function block. In general, e.g. tens of variables
with tens of output functions are readily dealtwith.
7/28/2019 5 Logika Boolean.ppt
25/26
The input for ESPRESSO is a function table ofthe desired functionality; the result is aminimized table, describing either the ON-coveror the OFF-cover of the function, depending onthe selected options. By default the productterms will be shared as much as possible by theseveral output functions, but the program can beinstructed to handle each of the output functionsseparately. This allows for efficientimplementation in two-level logic arrays such as
a PLA (Programmable Logic Array) or a PAL(Programmable Array Logic).
7/28/2019 5 Logika Boolean.ppt
26/26
The ESPRESSO algorithm proved so successfulthat it has been incorporated as a standard logic
function minimization step into virtually any
contemporary logic synthesis tool. For
implementing a function in multi-level logic, theminimization result is optimized by factorization
and mapped onto the available basic logic cells
in the target technology, whether this concerns
an FPGA (Field Programmable Gate Array) or anASIC (Application Specific Integrated Circuit).