View
2
Download
0
Category
Preview:
Citation preview
RSK+RZA1H Board Schematics
23
24 TFT LCD Panel Connector
25
Audio Codec, Audio Connectors
21
Analog Ground
Digital 12V (System Power)
Digital 1.18V for PLL
9
3
AVREF
USBAVccAVCC
USBAPVcc
MCU_PVCCBOARD_VCC
Analog 3.3V
L
RC
MR
DNF
Capacitor
RZA1H MCU-C Decoupling
SPDIF, SD/MMC, SIMCARD
Power Supply
CAN, USB
2
14
Data Bus
8
Address Bus
12
5
11
6
4
16
18
22
20
15
17
13
MCU Pin Multiplexing7
10
Digital Ground
Digital 5VDigital 3.3V
Analog 1.18V for USB
Note:
POWER_INBOARD_5V
Application Headers
CMOS Camera, DV Input
19
SDRAM, NOR Flash, NAND Flash, SPI Flash
RL78G1C USB-to-Serial
MCU 1/3 Pin Out
MCU Port Functions 1/2
3.3V ADC reference
Resistor ArrayInductor
Resistor
Do Not Fit
Analog 3.3V for USB
DescriptionPage
3.3V for CPU I/O1.18V for CPU coreCORE_VCC
PLLVcc
Option Links
TFT Panel / DV Input Multiplexing / PMOD
LVDS Connector
DLINK2, ETM Connectors
Switches, LEDs, Reset
Ethernet, EEPROM
RZA1H MCU-B Crystals/Oscillators, RCA Video Input
Port Expander, Potentiometer
MCU Port Functions 2/2
MIFReleaseRelease2.00 17/02/2014 MIF
3.00 18/082014
d012222_04Mon Aug 18 13:10:43 2014
CR-1 : @D012222_LIB.D012222_04(SCH_1):PAGE1
Electronics Europe Ltd
PAGE 1 OF 26
RSK+RZA1
3.00
18/08/2014 MIF
Fiducial_3mm_1mm midpoint
Fiducial_3mm_1mm midpointFiducial_3mm_1mm midpoint
Fiducial_3mm_1mm midpoint Fiducial_3mm_1mm midpoint
Fiducial_3mm_1mm midpoint
TP45
TP44TP39
TP43
TP40
TP42
1
11
1
1
1
COMMENTREV
1.00 Release
DRAWN BYDATE
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
RZA1HMCU-A
CR-2 : @D012222_LIB.D012222_04(SCH_1):PAGE2
Wed Feb 12 08:05:16 2014
Electronics Europe Ltd
RSK+RZA1
d012222_043.00 PAGE 2 OF 26
10
5
15
9
0
1415
1
34
7
56
98
121110
13
34
101112
6
2
3
0
0
210
1514131211109876
43
151413121110987
54321
3
1413
15
12
1110987654
210
1413
5
76
210
11
141312
109
8
7654
2
rza1h_324bga
01234567
10
89
11
8
109
1415
01234
67
5
8
34567
0
15
1213
2
1
1
789
10111213141534
65
3210
8
101112131415
9
45
76
2
IC1
4B1<>
4D1<>
4B6<>
3B1<>
4C1<>
3C5<>
4D6<>
4C6<>
3B5<>
3C1<>
3D1<>
P11_0P11_1
P10_15P11_<15..0>
P11_2P11_3P11_4P11_5P11_6P11_7P11_8P11_9P11_10P11_11P11_12P11_13P11_14
P9_<7..0>P8_14P8_15P9_0P9_1P8_8
P9_2
P7_8P7_7
P6_0_D0P6_1_D1P6_2_D2
P6_<15..0>
P6_15_D15P6_14_D14P6_13_D13P6_12_D12P6_11_D11P6_10_D10P6_9_D9P6_8_D8P6_7_D7P6_6_D6P6_5_D5P6_4_D4P6_3_D3
P11_15
P5_7P5_6P5_5P5_4P5_3P5_2P5_1P5_0
P1_15P1_14P1_13P1_12P1_7
P7_13P7_14P7_15P8_0P8_1
P8_<15..0>
P7_<15..0>
P8_10
P10_6
P7_9
P7_1
P3_14
P4_<15..0>
P10_<15..0>
P3_0
P2_8
P2_12
P2_4P2_3P2_2P2_1
P7_11P7_12
P7_10
P7_3P7_4
P7_0
P7_2
P1_11P1_10
P1_8
P5_10
P1_9
P5_9P5_8
P8_2
P8_6
P8_3
P8_7
P8_12P8_13
P9_3P9_4
P9_6
P1_<15..0>
P5_<10..0>
P8_4P8_5
P8_9
P8_11
P9_5
P9_7
P1_0P1_1P1_2P1_3P1_4P1_5P1_6
P7_6P7_5
P2_11P2_10P2_9
P2_15P2_0
P2_7P2_6P2_5
P2_14P2_13
P2_<15..0>
P10_12
P10_10P10_11
P10_13P10_14
P10_7P10_8P10_9
P10_5
P10_0P10_1P10_2
P10_4P10_3
P3_5P3_4
P3_7
P3_13
P3_3
P3_2P3_1
P4_3
P3_8P3_9P3_10P3_11P3_12
P3_15
P3_6
P4_15P4_14P4_13P4_12
P4_0P4_1P4_2
P4_11P4_10P4_9P4_8
P4_6P4_5P4_4
P4_7
P3_<15..0>
J4H3G1G2U3T3T2T1M3M2L1L4C5B4C6A4
D21D22F20E21H20H21J20J21M22N21N20N19AB5Y6AA5AB4
B5A5C7B6A6C8
AA3AB2AA1
Y2V4Y1W3W2V3
V2
U4U2R3R2R1P3P2P1N3N2N1M1L2L3K1
K4K2K3J1J2J3H1H2H4
G3F1F2G4F3E1E2E3D1D2C1A2D5C4D6B3
B7A7B8
B9A9
C10C11B10A10B11A11
F22G19G21H22H19J22K21K20
L20L22M20M21
N22P21P22P20
R20R21R22T22T21T20W20V19Y4
AB3AA4Y5AA6
Y7AA7AB6
B19C18A20A21
E19B22C21D20C22E20E22F19G20F21K22L21
Y19AA19
Y18AB19
AA18Y17
AB18AA17
B16A17C16B17A18B18C17A19
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
A-Section
P9_7/LCD1_DATA23/SPBIO30_0/SSIDATA2/TIOC1A/SDA3OP9_6/LCD1_DATA22/SPBIO20_0/SSIWS2/RTS1/CS5/SCL3OP9_5/LCD1_DATA21/SPBIO10_0/SSISCK2/CTS1/CS4/SDA2OP9_4/LCD1_DATA20/SPBIO00_0/RXD1/SCL2OP9_3/LCD1_DATA19/SPBSSL_0/TXD1/SDA1OP9_2/LCD1_DATA18/SPBCLK_0/LTXD0/SCK1/A0/SCL1O
P9_1/A25/SPBIO31_0/CRX0/IRQ0/MISO2/MSQ/SDA0OP9_0/A24/SPBIO21_0/CTX0/TCLKC/MOSI2/SCL0O
P8_9/A17/DV1_DATA6/SPBIO10_1/SPDIF_OUT/TIOC1B/PWM1B/RXD3/SSIWS5
P8_8/A16/DV1_DATA5/SPBIO00_1/SPDIF_IN/TIOC1A/PWM1A/TXD3/SSISCK5
P8_7/A15/DV1_DATA4/AUDIO_XOUT/IRQ5/ET_COLP8_6/A14/DV1_DATA3/MISO2/UARTH_TXD/IETXD/TXD2P8_5/A13/DV1_DATA2/MOSI2/UARTH_RXDP8_4/A12/DV1_DATA1/SSL20/IERXD/RXD2P8_3/A11/DV1_DATA0/RSPCK2/RTS5/UARTH_CLK/IRQ1/SCK2P8_2/A10/MISO0/RXD5/IRQ0
P8_15/A23/SPBIO11_0/SPBIO10_1/TIOC2B/SSL20/PWM1H/RXD4P8_14/A22/SPBIO01_0/SPBIO00_1/TIOC2A/RSPCK2/PWM1G/TXD4/SSIDATA4P8_13/A21/SPBSSL_1/TIOC3D/TXD5/PWM1F/SGOUT_3/SSIWS4P8_12/A20/SPBCLK_1/TIOC3C/SCK5/PWM1E/SGOUT_2/SSISCK4P8_11/A19/SPBIO30_1/TIOC3B/RXD5/PWM1D/SGOUT_1/DV0_CLKP8_10/A18/DV1_DATA7/SPBIO20_1/TIOC3A/CTX4/PWM1C/SGOUT_0/SSITXD5
P8_1/A9/MOSI0/ET_RXDV/TXD5/SCI_RXD0P8_0/A8/SSL00/ET_RXER/SCK5/SCI_SCK0
P7_9/A1/SSIWS3/ET_RXD0/CTX0/DARC_BPFCLK1/TIOC3B/IRQ0
P7_8/RD/SSISCK3/CRX0/TIOC3A/IRQ1P7_7/WE1/DQMLU/DV0_DATA23/ET_TXD3/RTS7/SSIDATA2/TIOC2BP7_6/WE0/DQMLL/DV0_DATA22/ET_TXD2/CTS7/UARTH_TXD/SSIWS2/TIOC2AP7_5/RD/WR/DV0_DATA21/ET_TXD1/RXD7/UARTH_RXD/SSISCK2/TIOC1BP7_4/CKE/DV0_DATA20/ET_TXD0/TXD7/UARTH_CLK/SSITXD1/TIOC1AP7_3/CAS/DV0_DATA19/ET_TXEN/SCK7/CTX2/SSIRXD1/TIOC0DP7_2/RAS/DV0_DATA18/ET_TXER/RXD4/CRX2/SSIWS1/TIOC0C
P7_15/A7/RSPCK0/ET_RXCLK/CTS5/SCI_TXD0/TIOC4DP7_14/A6/SSIDATA4/ET_CRS/TIOC4C/IRQ6P7_13/A5/SSIWS4/ET_MDIO/TIOC4B/IRQ5P7_12/A4/SSISCK4/ET_RXD3/TIOC4A/IRQ4P7_11/A3/SSITXD3/ET_RXD2/CRX1/DARC_FMIN/TIOC3D/IRQ3P7_10/A2/SSIRXD3/ET_RXD1/CTX1/DARC_FMCLK/TIOC3C/IRQ2
P7_1/CS3/DV0_DATA17/ET_TXCLK/TXD4/DV0_CLK/SSISCK1/TIOC0BP7_0/MD_BOOT2/CS0/DV0_DATA16/ET_MDC/SCK4/LTXD0/TIOC0A
P5_9/WE2/DQMUL/ET_MDC/DV0_VSYNC/IRQ2/CRX1/IERXD/LCD1_DATA16/UARTH_RXD
P5_7/TXOUT0M/LCD1_DATA7/LCD0_DATA23/DV1_DATA7/RXD6/TIOC0D/SPDIF_OUT/DV0_DATA15P5_6/TXOUT0P/LCD1_DATA6/LCD0_DATA22/DV1_DATA6/TXD6/IRQ6/SPDIF_IN/DV0_DATA14P5_5/TXOUT1M/LCD1_DATA5/LCD0_DATA21/DV1_DATA5/AUDIO_XOUT/TIOC0C/FCE/DV0_DATA13P5_4/TXOUT1P/LCD1_DATA4/LCD0_DATA20/DV1_DATA4/RXD3/TIOC3D/MX1_TDO/DV0_DATA12P5_3/TXOUT2M/LCD1_DATA3/LCD0_DATA19/DV1_DATA3/TXD3/TIOC3C/MX1_TDI/MISO3P5_2/TXOUT2P/LCD1_DATA2/LCD0_DATA18/DV1_DATA2/SCK3/TIOC1B/MX1_TMS/MOSI3
P5_10/WE3/DQMUU/AH/DV0_HSYNC/CTX1/IETXD/LCD1_DATA17/UARTH_CLK
P5_1/TXCLKOUTM/LCD1_DATA1/LCD0_DATA17/DV1_DATA1/RXD4/TIOC0B/MX1_TCK/SSL30P5_0/TXCLKOUTP/LCD1_DATA0/LCD0_DATA16/DV1_DATA0/TXD4/TIOC0A/MX1_TRST/RSPCK3
P4_9/LCD0_DATA17/LCD1_TCON4/SD_WP_0/SSIWS5/CRX2/TXD0/IRQ1P4_8/LCD0_DATA16/LCD1_TCON3/SD_CD_0/MMC_CD/SSISCK5/CTX2/SCK0/IRQ0
P4_7/LCD0_DATA15/MISO1/TIOC4D/PWM2H/SSITXD0/DV0_DATA15P4_6/LCD0_DATA14/MOSI1/TIOC4C/PWM2G/SSIRXD0/DV0_DATA14
P4_5/LCD0_DATA13/SSL10/TIOC4B/PWM2F/SSIWS0/DV0_DATA13P4_4/LCD0_DATA12/RSPCK1/TIOC4A/PWM2E/SSISCK0/DARC_MOUT6/DV0_DATA12
P4_3/LCD0_DATA11/TIOC0D/FWE/CTX3/RXD2/DARC_MOUT5/MISO4/MMC_D7P4_2/LCD0_DATA10/TIOC0C/FALE/CRX3/TXD2/DARC_MOUT2/MOSI4/MMC_D6
P4_15/LCD0_DATA23/LCD1_TCON2/SD_D2_0/MMC_D2/SPBIO31_1/SSITXD3/RXD2/IRQ7P4_14/LCD0_DATA22/LCD1_TCON1/SD_D3_0/MMC_D3/SPBIO21_1/SSIRXD3/TXD2/IRQ6
P4_13/LCD0_DATA21/LCD1_TCON0/SD_CMD_0/MMC_CMD/SPBIO11_1/SSIWS3/RXD1/IRQ5P4_12/LCD0_DATA20/LCD1_CLK/SD_CLK_0/MMC_CLK/SPBIO10_1/SSISCK3/TXD1/IRQ4
P4_11/LCD0_DATA19/LCD1_TCON6/SD_D0_0/MMC_D0/SSITXD5/CTX4/SCK1/IRQ3P4_10/LCD0_DATA18/LCD1_TCON5/SD_D1_0/MMC_D1/SSIRXD5/RXD0/IRQ2
P4_1/LCD0_DATA9/TIOC0B/FCLE/SCK2/DARC_MOUT1/SSL40/MMC_D5P4_0/LCD0_DATA8/TIOC0A/FRE/DARC_MOUT0/RSPCK4/MMC_D4
P3_9/LCD0_DATA1/NAF1/TRACEDATA1/TIOC4B/SD_WP_1/IRQ6P3_8/LCD0_DATA0/NAF0/TRACEDATA0/TIOC4A/SD_CD_1/MMC_CD
P3_7/LCD0_TCON6/SSITXD1/LCD1_EXTCLK/SCI_CTS0/RTS0/TIOC3D/CS1/WDTOVF
P3_6/LCD0_TCON5/ET_RXDV/SSIRXD1/SCI_RXD0/TIOC3C/RXD3P3_5/LCD0_TCON4/ET_RXER/SSIWS1/AUDIO_XOUT3/SCI_TXD0/TIOC3B/TXD3
P3_4/LCD0_TCON3/ET_RXCLK/SSISCK1/AUDIO_XOUT2/SCI_SCK0/TIOC3A/SCK3P3_3/LCD0_TCON2/ET_MDIO/IRQ4/BS/SCI_CTS1/RTS1/DACK0/PWM2D/MISO3
P3_2/LCD0_TCON1/ET_TXEN/RXD2/SCI_RXD1/TEND0/PWM2C/MOSI3
P3_15/LCD0_DATA7/NAF7/TRACECTRL/SD_D2_1/MMC_D2P3_14/LCD0_DATA6/NAF6/TRACECLK/SD_D3_1/MMC_D3
P3_13/LCD0_DATA5/NAF5/AUDIO_XOUT/SD_CMD_1/MMC_CMDP3_12/LCD0_DATA4/NAF4/SD_CLK_1/MMC_CLK
P3_11/LCD0_DATA3/NAF3/TRACEDATA3/TIOC4D/SD_D0_1/MMC_D0P3_10/LCD0_DATA2/NAF2/TRACEDATA2/TIOC4C/SD_D1_1/MMC_D1
P3_1/LCD0_TCON0/ET_TXER/IRQ6/TXD2/SCI_TXD1/AUDIO_CLK/PWM2B/SSL30P3_0/LCD0_CLK/ET_TXCLK/IRQ2/SCK2/SCI_SCK1/TXD2/PWM2A/RSPCK3
P11_15/SPDIF_OUT/MISO1/IRQ1/MMC_D7/LCD0_CLK
P11_13/CTX1/SSL10/LCD0_TCON4/MMC_D5/LCD0_TCON1
P5_8/LCD0_EXTCLK/IRQ0/DV1_CLK/DV0_CLK/CS2/UARTH_TXD
P11_9/DV0_DATA21/SD_CMD_0/SCK5/MMC_CMD/LCD0_TCON5P11_8/DV0_DATA20/SD_CLK_0/RTS5/MMC_CLK/LCD0_TCON6
P11_7/DV0_DATA19/SD_D0_0/CTS5/MMC_D0/LCD0_DATA0P11_6/DV0_DATA18/SD_D1_0/SSIDATA4/MMC_D1/LCD0_DATA1
P11_5/DV0_DATA17/SD_WP_0/SSIWS4/LCD0_DATA2P11_4/DV0_DATA16/SD_CD_0/SSISCK4/MMC_CD/LCD0_DATA3
P11_3/DV0_DATA15/TIOC4D/LCD0_DATA4/VIO_D15P11_2/DV0_DATA14/TIOC4C/RXD6/LCD0_DATA5/VIO_D14
P11_14/SPDIF_IN/MOSI1/LCD0_TCON5/MMC_D6/LCD0_TCON0
P11_12/CRX1/RSPCK1/IRQ3/MMC_D4/LCD0_TCON2P11_11/DV0_DATA23/SD_D2_0/RXD5/MMC_D2/LCD0_TCON3P11_10/DV0_DATA22/SD_D3_0/TXD5/MMC_D3/LCD0_TCON4
P11_1/DV0_DATA13/TIOC4B/TXD6/LCD0_DATA6/VIO_D13P11_0/DV0_DATA12/TIOC4A/SCK6/LCD0_DATA7/VIO_D12
P10_9/DV0_DATA5/TIOC1B/ET_RXD1/LCD0_DATA14/VIO_D5P10_8/DV0_DATA4/TIOC1A/ET_RXD0/LCD0_DATA15/VIO_D4
P10_7/DV0_DATA3/TIOC0D/PWM2H/ET_TXD3/LCD0_DATA16/VIO_D3P10_6/DV0_DATA2/TIOC0C/PWM2G/ET_TXD2/LCD0_DATA17/VIO_D2P10_5/DV0_DATA1/TIOC0B/PWM2F/ET_TXD1/LCD0_DATA18/VIO_D1P10_4/DV0_DATA0/TIOC0A/PWM2E/ET_TXD0/LCD0_DATA19/VIO_D0
P10_2/DV0_HSYNC/TCLKC/PWM2C/ET_TXEN/LCD0_DATA21/VIO_HD
P10_15/DV0_DATA11/SSITXD1/MISO0/LCD0_DATA8/VIO_D11P10_14/DV0_DATA10/SSIRXD1/MOSI0/LCD0_DATA9/VIO_D10
P10_13/DV0_DATA9/SSIWS1/SSL00/LCD0_DATA10/VIO_D9P10_12/DV0_DATA8/SSISCK1/RSPCK0/LCD0_DATA11/VIO_D8P10_11/DV0_DATA7/TIOC2B/ET_RXD3/LCD0_DATA12/VIO_D7P10_10/DV0_DATA6/TIOC2A/ET_RXD2/LCD0_DATA13/VIO_D6
P10_1/DV0_VSYNC/TCLKB/PWM2B/ET_TXER/LCD0_DATA22/VIO_VDP10_0/DV0_CLK/TCLKA/PWM2A/ET_TXCLK/LCD0_DATA23/VIO_CLK
P1_9/AN1/IRQ3/VIO_D15/DV0_DATA15/MSN_VDC51P1_8/AN0/IRQ2/DREQ0/VIO_D14/DV0_DATA14/MSN_VDC50P1_15/AN7P1_14/AN6/ET_COL/MSDP1_13/AN5/DV0_HSYNC/WAIT/MSTP1_12/AN4/DV0_VSYNC/VIO_FLD/MPSEL
P1_11/AN3/IRQ5/TCLKD/MSN_DVDEC1P1_10/AN2/IRQ4/TCLKB/MSN_DVDEC0
P6_9/D9/DV0_DATA13/TXD0/LCD0_DATA1/IRQ1P6_8/D8/DV0_DATA12/CAN_CLK/SCK0/LCD0_DATA0/IRQ0
P6_7/D7/LCD1_DATA15/LCD0_TCON6/RXD5/MISO1/DV0_DATA23P6_6/D6/LCD1_DATA14/LCD0_TCON5/TXD5/DARC_FMIN/MOSI1/DV0_DATA22
P6_5/D5/LCD1_DATA13/CTX2/SCK5/DARC_FMCLK/SSL10/DV0_DATA21P6_4/D4/LCD1_DATA12/CRX2/IRQ3/RTS5/DARC_BPFCLK1/RSPCK1/DV0_DATA20
P6_3/D3/LCD1_DATA11/LTXD1/IRQ2/CTS5/TIOC2B/TXD2/DV0_DATA19P6_2/D2/LCD1_DATA10/LRXD1/IRQ7/TCLKA/TIOC2A/RXD2/DV0_DATA18
P6_15/D15/DV0_DATA23/RXD6/LCD0_DATA7/IRQ7P6_14/D14/DV0_DATA22/TXD6/LCD0_DATA6/IRQ6
P6_13/D13/DV0_DATA21/SCK6/RXD1/LCD0_DATA5/IRQ5P6_12/D12/DV0_DATA20/TXD1/LCD0_DATA4/IRQ4
P6_11/D11/DV0_DATA15/LCD0_TCON6/SCK1/LCD0_DATA3/IRQ3P6_10/D10/DV0_DATA14/LCD0_TCON5/RXD0/LCD0_DATA2/IRQ2
P6_1/D1/LCD1_DATA9/LTXD0/IRQ4/TIOC1B/SSIDATA4/TXD3/DV0_DATA17P6_0/D0/LCD1_DATA8/LRXD0/DV0_CLK/TIOC1A/IRQ5/RXD3/DV0_DATA16
P2_9/D25/ET_RXD1/DV0_DATA9/SSIWS0/LRXD0/LCD1_DATA9/VIO_D9/SSL40P2_8/D24/ET_RXD0/DV0_DATA8/SSISCK0/LCD0_TCON6/LCD1_DATA8/VIO_D8/RSPCK4
P2_7/D23/ET_TXD3/DV0_DATA7/SSITXD5/IETXD/RTS1/VIO_D7/LCD0_DATA23P2_6/D22/ET_TXD2/DV0_DATA6/SSIRXD5/RXD1/VIO_D6/LCD0_DATA22
P2_5/D21/ET_TXD1/DV0_DATA5/SSIWS5/SPBSSL_1/TXD1/VIO_D5/LCD0_DATA21P2_4/D20/ET_TXD0/DV0_DATA4/SSISCK5/SPBCLK_1/SCK1/VIO_D4/LCD0_DATA20
P2_3/D19/ET_CRS/DV0_DATA3/SPBIO30_1/IERXD/CTS1/VIO_D3/LCD0_DATA19P2_2/D18/ET_TXEN/DV0_DATA2/SPBIO20_1/MLB_SIG/TIOC2B/VIO_D2/LCD0_DATA18
P2_15/D31/MISO0/DV0_DATA15/SPBIO31_0/CAN_CLK/RXD0/LCD1_DATA15/IRQ1P2_14/D30/MOSI0/DV0_DATA14/SPBIO21_0/CRX4/TXD0/LCD1_DATA14/IRQ0P2_13/D29/SSL00/DV0_DATA13/SPBIO11_0/CTX3/SCK0/LCD1_DATA13/IRQ7
P2_12/D28/RSPCK0/DV0_DATA12/SPBIO01_0/CRX3/IRQ6/LCD1_DATA12/TIOC1B
P2_11/D27/ET_RXD3/DV0_DATA11/SSITXD0/TIOC1A/LCD1_DATA11/VIO_D11/MISO4P2_10/D26/ET_RXD2/DV0_DATA10/SSIRXD0/LTXD0/LCD1_DATA10/VIO_D10/MOSI4
P2_1/D17/ET_TXER/DV0_DATA1/SPBIO10_1/MLB_DAT/TIOC2A/VIO_D1/LCD0_DATA17P2_0/D16/ET_TXCLK/DV0_DATA0/SPBIO00_1/MLB_CLK/IRQ5/VIO_D0/LCD0_DATA16
P10_3/TCLKD/PWM2D/ET_CRS/LCD0_DATA20/VIO_FLD
P1_7/SDA3/DV1_HSYNC/LRXD0/IRQ7/VIO_D13/DV0_DATA13/SDA3IP1_6/SCL3/DV1_VSYNC/IERXD/IRQ6/VIO_D12/DV0_DATA12/SCL3IP1_5/SDA2/DV1_CLK/CRX4/IRQ5/VIO_CLK/ICN_SDATA/LCD1_EXTCLK/SDA2IP1_4/SCL2/DV0_CLK/CRX1/IRQ4/ICN_SCK/CAN_CLK/SCL2IP1_3/SDA1/DV0_DATA19/ET_COL/IRQ3/ADTRG/ICN_SDATA/SDA1IP1_2/SCL1/DV0_DATA18/FRB/IRQ2/ICN_SCK/LCD1_EXTCLK/SCL1IP1_1/SDA0/DV0_DATA17/TCLKC/IRQ1/VIO_HD/DV0_HSYNC/SDA0IP1_0/SCL0/DV0_DATA16/TCLKA/IRQ0/VIO_VD/DV0_VSYNC/SCL0I
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
MCU Port Functions 1/2
CR-3 : @D012222_LIB.D012222_04(SCH_1):PAGE3
Thu May 16 20:33:56 2013d012222_04
RSK+RZA1
PAGE 3 OF 26 3.00
Electronics Europe Ltd
10
11
13
141312
15
5
5
11
7
10
23
9
11
13
01234
6
10
01234
76
89
12
10
1415
0
2345678
0123456789
11121314
98
15
109
678
45
14
1
12
15
10
12E6<
25B4<> 25E4<>
12C9<>
17C6<>
17C6<> 12E6<>
12E6<> 12E6<>
17C6<> 17C6<> 17C6<> 12D6<>
18C8<
18D8> 7B1<> 7B1<>
11B3<> 11B3<> 11B3<>
25B7<> 25B7<> 25B7<>
25D7<> 7E1<>
25D7<> 25C7<> 25C7<>
11B3<> 12E6< 11B3<> 12E6<
7E1<> 7E1<> 7D1<>
11B3<> 11B3<> 12E6<
25D4<>
25C1<> 12E1< 25E1<>
20D3< 20D3< 25B1<> 25C1<> 25C1<>
20D3< 20D3<
25A7<>
7B1<>
2D8<>
25E4<>
11B3<> 11B3<> 11B3<> 11B3<> 12E6<>
12D6<>
7B1<>
7B1<> 7B1<>
7B1<>
7B1<>
2E1<>
25C4<>
25B1<>
7B1<> 7B1<>
7B1<>
25A1<>
2E8<>
25A4<>
12E6>
7B1<> 7B1<>
7B1<>
2F1<>
12C9<>
7B5<>
25B4<> 7B5<>
7C5<> 25D4<>
25E4<>
12D6<>
12E6<> 11B3<>
25F1<>
12C9<> 12C9<>
7B1<>
7A1<> 2A8<>
5F7>
25A1<> 25A1<>
P4_7_SSITXD0_PWM2H
P4_14_IRQ6_SDD3C0
NAF4_SMCLKNAF5_SMCMD
NAF3_TRACED3_SMD0NAF2_TRACED2_SMD1NAF1_TRACED1_SMWP1NAF0_TRACED0_SMCDP3_7_TIOC3D_CS1
P3_4_ETRXCLK_SCISCK0P3_3_ETMDIO_SCICTS1
P3_6_ETRXDV_SCIRXD0P3_5_ETRXER_SCITXD0
P4_13_RXD1_SDCMDC0P4_12_TXD1_SDCLKC0P4_11_SCK1_SDD0C0P4_10_RXD0_SDD1C0P4_9_TXD0_SDWPC0
P4_15_IRQ7_SDD2C0
P5_7_TXOUT0M_SPDIF_OUT
P4_0_FRE_MMCD4
P4_4_SSISCK0_PWM2EP4_5_SSIWS0_PWM2FP4_6_SSIRXD0_PWM2G
P4_8_SCK0_SDCDC0
P4_3_FWE_MMCD7P4_2_FALE_MMCD6P4_1_FCLE_MMCD5
P5_10_CTX1
P5_8_CS2P5_9_ETMDC_CRX1
P5_2_TXOUT2PP5_3_TXOUT2MP5_4_TXOUT1PP5_5_TXOUT1M_FCEP5_6_TXOUT0P_SPDIF_IN
P5_0_TXCLKOUTPP5_1_TXCLKOUTM
P5_<10..0>
NAF7_SMD2
P3_<15..0>
P3_0_TXD2
P3_2_RXD2
P2_10_ETRXD2_MOSI4
P2_7_ETTXD3P2_6_ETTXD2P2_5_ETTXD1
P2_8_ETRXD0_RSPCK4P2_9_ETRXD1_SSL40
P2_11_ETRXD3_MISO4P2_12_SPBIO01_0P2_13_SPBIO11_0P2_14_SPBIO21_0P2_15_SPBIO31_0_IRQ1
P3_1_IRQ6
P2_4_ETTXD0P2_3_ETCRSP2_2_ETTXEN
NAF6_TRACECLK_SMD3
P2_<15..0>
P4_<15..0>
P1_2_FRB
P1_0_SCL0_IRQ0P1_1_SDA0_IRQ1
P1_4_SCL2P1_5_SDA2
P1_7_SDA3
P1_<15..0>
P1_3_IRQ3_ADTRG
P1_6_SCL3
P1_8_AN0_IRQ2
P1_10_AN2_IRQ4_TCLKB
P1_12_AN4
P2_1_ETTXERP2_0_ETTXCLK
P1_9_AN1_IRQ3
P1_11_AN3_IRQ5
P1_15_AN7P1_14_ETCOL_AN6P1_13_WAIT
BI
BI
BIBIBI
BIBI
BI
BI
BI
BI
BI
BI
BIBI
BI
BIBIBIBIBI
BI
BIBI
BIBI
BIBIBI
BI
BI
BI
BI
BIBI
BIBI
BI
BI
BIBIBIBI
BIBI
BIBI
BIBIBI
BIBIBIBIBI
BI
BIBIBI
BI
BIBIBIBIBIBIBI
BIBI
BI
BIBI
BIBI
BI
BI
BIBI
BIBI
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
MCU Port Functions 2/2
Thu May 16 20:34:19 2013 PAGE 4 OF 26
CR-4 : @D012222_LIB.D012222_04(SCH_1):PAGE4
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
14
8
7
13
9
1
1
6
1514131211
9876
1
15
54
15141312
10
876543210
567
1234
0
23456
8
15
0
23
567
9
12
15
54
23
10
0
3
11
9
11
78
10
13
0
12
0
21
1413
1110
91011
14
12
4
7E6<> 7E6<>
25D1<> 12E1<
12E1<
12E1< 12E1< 12E1< 12E1<
12C1< 12C1<
25E1<>
5A1< 5A1<
25D1<> 25C4<> 25E1<> 25E7<> 25E7<>
6D2<> 6D2<> 6D2<>
12C4<> 12C5<> 12C4<>
6D2<>
21B1<> 21B1<> 21A1<> 21A1<> 21A1<>
21D1<>
21B1<> 21B1<> 21B1<>
21D1<> 21D1<> 21D1<>
21B1<>
21D1<>
21B1<> 21D1<> 21D1<> 21D1<> 21D1<>
21D1<> 21D1<> 21D1<>
21B1<>
21B1<> 21B1<> 21B1<> 21B1<> 21B1<>
12C5<> 12C4<>
6D2<>
6C2<>
12B5<
21E1<> 21E1<>
2C8<>
6B3<
12C5<>
12C4<> 6D2<> 12C4<> 12C5<>
6D2<> 12C4<> 12D5<> 6C2<> 12C4<> 12D5<>
6C2<> 12B4<> 12D5<> 6C2<> 12B4<> 12D5<> 6C2<> 12B4<> 12D5<> 6C2<> 12B4<> 12D5<> 6C2<> 12B4<> 12D5<>
2C8<>
6C2<> 12D5<> 6C2<>
12B4<>
12C4<> 12D5<>
2B8<>
2D1<>
21D1<>
7E6<>
7D6<>
2C1<>
12C5<>
2B1<>
6D3<
12D1< 12B1< 5B1< 12B1< 5B1< 12B1< 5B1<
12D1< 12B1< 5B1< 12D1< 12B1< 5B1< 12D1< 12B1< 5B1<
12B1< 5B1< 12B1< 5B1<
12B1< 5C1< 12B1< 5C1<
12B1< 5B1< 12C1< 5B1<
5B1<
12B1< 5B1<
12B1< 5B1<
5A1<
12C1< 5B1<
12C1<
12B4<> 12B4<>
12D5<> 12D5<>
25F4<> 12A6< 12A9<>
12B9<> 12A9<> 12A9<>
12E1<
12E1<
5F4<
12A1< 5C1< 12B1< 5C1<
21E1<>
5F4<
12C1<
12E1<
12E1<
12D1< 12D1< 12D1<
A6
P7_8_RD_TIOC3AP7_7_WE1_DQMLUP7_6_WE0_DQMLLP7_5_WR_RD_TIOC1BP7_4_CKE_TIOC1AP7_3_CAS_CTX2
P6_6_D6
P6_4_D4
P10_12_LCD0DATA11_DV0DATA8_VIOD8
P10_14_LCD0DATA9_DV0DATA10_VIOD10
P11_0_LCD0DATA7_DV0DATA12_VIOD12
P10_0_LCD0DATA23_DV0CLK_VIOCLKP10_1_LCD0DATA22_DV0VSYNC_VIOVD
P10_13_LCD0DATA10_DV0DATA9_VIOD9
P11_<15..0>
P11_12_LCD0TCON2_RSPCK1P11_13_LCD0TCON1_SSL10P11_14_LCD0TCON0_MOSI1P11_15_LCD0CLK_MISO1
P11_11_LCD0TCON3_DV0DATA23P11_10_LCD0TCON4_DV0DATA22P11_9_LCD0TCON5_DV0DATA21P11_8_LCD0TCON6_DV0DATA20P11_7_LCD0DATA0_DV0DATA19P11_6_LCD0DATA1_DV0DATA18P11_5_LCD0DATA2_DV0DATA17P11_4_LCD0DATA3_DV0DATA16P11_3_LCD0DATA4_DV0DATA15_VIOD15P11_2_LCD0DATA5_DV0DATA14_VIOD14P11_1_LCD0DATA6_DV0DATA13_VIOD13
P10_15_LCD0DATA8_DV0DATA11_VIOD11
P10_11_LCD0DATA12_DV0DATA7_VIOD7P10_10_LCD0DATA13_DV0DATA6_VIOD6P10_9_LCD0DATA14_DV0DATA5_VIOD5P10_8_LCD0DATA15_DV0DATA4_VIOD4P10_7_LCD0DATA16_DV0DATA3_VIOD3P10_6_LCD0DATA17_DV0DATA2_VIOD2P10_5_LCD0DATA18_DV0DATA1_VIOD1P10_4_LCD0DATA19_DV0DATA0_VIOD0P10_3_LCD0DATA20_VIOFLDP10_2_LCD0DATA21_DV0HSYNC_VIOHD
P6_<15..0>
P6_10_D10P6_11_D11
P6_15_D15P6_14_D14
P6_9_D9P6_8_D8
P6_3_D3P6_2_D2
P6_0_D0
P6_5_D5
P10_<15..0>
P9_7_SPBIO30_0
P8_13_A21_SGOUT3P8_12_A20_SGOUT2
P8_10_A18_SGOUT0P8_11_A19_SGOUT1
P6_13_D13P6_12_D12
A9A10A11
A13A14A15A16A17
A22A23
A7
A4
A8
A12
A2A1
A5
P8_<15..0>
A3
P6_1_D1
P9_6_SPBIO20_0P9_5_SPBIO10_0
P9_<7..0>
P9_4_SPBIO00_0P9_3_SPBSSL_0P9_2_SPBCLK_0_A0A25A24
P7_1_CS3_TIOC0B
P7_<15..0>
P7_2_RAS_CRX2
P6_7_D7
P7_0_MD_BOOT2_TIOC0A
BIBIBI
BIBI
BIBIBIBIBIBI
BIBI
BIBI
BI
BI
BI
BIBI
BIBI
BI
BIBI
BI
BIBI
BIBI
BI
BI
BI
BIBI
BIBI
BI
BIBI
BIBI
BI
BIBI
BIBI
BIBIBI
BIBI
BI
BIBI
BIBIBIBIBIBI
BI
BIBIBIBI
BIBI
BIBIBIBIBIBIBIBI
BIBIBI
BIBI
BI
BIBI
BIBIBIBIBI
BIBI
BIBI
BI
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Address Bus
CR-5 : @D012222_LIB.D012222_04(SCH_1):PAGE5
Wed Feb 12 08:05:11 2014
RSK+RZA1
PAGE 5 OF 26 3.00
Electronics Europe Ltd
d012222_04
74LVC16244APAG
74LVC16244APAG
22
22
22K
22K
BOARD_VCC
3.3V
100n
100n
3.3V
22K
100n
22K
3.3V
3.3V
22K 3.3V
BOARD_VCC
100n
BOARD_VCC
74LVCE1G08W5-7
BOARD_VCC
100n
100n
22k
22k
SN74LVC244A
2222
100n
BOARD_VCC
100n
3.3VBOARD_VCC
IC18
IC22
MR29
R380
R282
MR28
MR2
6
MR2
7
R191
C89
R383R381
IC33
IC16
C222
C221C1
88
C187
C189C186
C220
R166
R165
23B4<> 23B6<>
23B4<> 23B6<>
23B4<>
23C4<> 23C6<>
4D3<>
12E1<
6E3<
10E1> 25C6>
25D3> 12E1< 12B5<
5E4< 25E9> 5E4< 25A6>
3B3<> 23C4<
25F6>
12E1< 12C1< 4D3<> 12E1< 12C1< 4C3<>
12E1< 12C1< 4D3<>
12E1< 12B1< 12E1< 12C1< 4D3<> 12E1< 12C1< 4D3<> 12E1< 12C1< 4D3<>
12E1< 12B1< 4D3<> 12D1< 12B1< 4D3<> 12D1< 12B1< 4D3<> 12D1< 12B1< 4D3<>
12B1< 4D3<> 4D3<> 4D3<>
12B1< 4D3<> 4E3<>
12B1< 12B1< 7D9> 12B1< 7E9>
7E9> 12B1<
4E3<>
12B1< 12A1< 4B8<>
23C4>
23C6>
25E3>
12E1< 12B5< 6B3< 4C3<> 12E1< 6D3< 4C3<>
12E1< 25D3> 12E1< 25E3>
25E9> 5D2<> 25A6> 5D2<>
4B8<> 4E3<> 12B1<
12B1<
12D1<
12B1< 4E3<>
7E9> 12B1<
12D1< 12B1< 12D1<
12D1<
23B4<>
23B6<>
23B4<> 23B6<>
23B4<>
23C4<>
23C6<> 23C4<>
12B1<
23C6>
23C4>
23C6>
23F6>
23F6>
23C6> 23C6>
23C4>
23F6>
23C6> 23C4>
23C4<>
23B6<>
23B6<>
23C6<>
23B4<>
23B4<>
23B6<>
23B6<>
BA7
RD_NORWR_SDRAM
CAS_SDRAMCKIO_CN
BA25BA24BA23BA22
BA21BA20
BA19BA18
BA17BA16
BA0A1
BA15BA14
BA13BA12
BA11BA10
BA9BA8
BA6
BA5BA4
BA3BA2
BA1
A9
CS1_EXTCS_EXT_EN
A2A3
A7A6A5A4
A8
A10A11A12A13A14A15
A17
BWAIT
A25
A16
A0
A24A23
A20A19A18
A21A22
CS3_EXT
BCS1
BRD
BCS3BRASBCKE
BWE1_DQMLUBWE0_DQMLL
BCASBWR
P1_13_WAIT
RAS_SDRAMCKE_SDRAM
P7_7_WE1_DQMLUP7_6_WE0_DQMLL
CS3_EXTCS1_EXT
BCKIO
42
31 18
7
45
39
34
28 21
15
10
4
2322
2019
242627
2930
1716
1413
25
3233
3536
1211
98
48
3738
4041
65
321
4344
4647
42
31 18
7
45
39
34
28 21
15
10
4
2322
2019
242627
2930
1716
1413
25
3233
3536
1211
98
48
3738
4041
65
321
4344
4647
5678
4321
5678
4321
5678
4321
5678
4321
2010
3579
1917151311
12141618
18642
4
5
321
2OE#1A[1]1A[2]GND[8]1A[3]1A[4]
VCC[3]
2A[1]2A[2]
GND[6]
2A[3]2A[4]3A[1]3A[2]
GND[5]
3A[3]3A[4]
VCC[2]4A[1]4A[2]
GND[4]4A[3]4A[4]3OE# 4OE#
4Y[4]4Y[3]
GND[3]
4Y[2]4Y[1]
VCC[1]
3Y[4]3Y[3]
GND[2]
3Y[2]3Y[1]2Y[4]2Y[3]
GND[1]
2Y[2]2Y[1]
VCC[4]1Y[4]1Y[3]
GND[7]
1Y[2]1Y[1]1OE#
2OE#1A[1]1A[2]GND[8]1A[3]1A[4]
VCC[3]
2A[1]2A[2]
GND[6]
2A[3]2A[4]3A[1]3A[2]
GND[5]
3A[3]3A[4]
VCC[2]4A[1]4A[2]
GND[4]4A[3]4A[4]3OE# 4OE#
4Y[4]4Y[3]
GND[3]
4Y[2]4Y[1]
VCC[1]
3Y[4]3Y[3]
GND[2]
3Y[2]3Y[1]2Y[4]2Y[3]
GND[1]
2Y[2]2Y[1]
VCC[4]1Y[4]1Y[3]
GND[7]
1Y[2]1Y[1]1OE#
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
OUTOUT
ININ
ININININ
ININININ
ININININ
ININININ
ININININ
IN OUTININ
IN
VCC
2OE#
1Y[1]
2A[4]
1Y[2]
2A[3]
1Y[3]
2A[2]
1Y[4]
2A[1]
GND
2Y[1]
1A[4]
2Y[2]
1A[3]
2Y[3]
1A[2]
2Y[4]
1A[1]
1OE#IN
IN
ININ
OUTOUT
OUTOUT
OUT
BIBI &
VCC
YGNDBA
ININ
IN
ININININ
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Data Bus
CR-6 : @D012222_LIB.D012222_04(SCH_1):PAGE6
Wed Feb 12 08:05:23 2014d012222_04
PAGE 6 OF 26
RSK+RZA1Electronics Europe Ltd
3.00
3.3VBOARD_VCC BOARD_VCC
3.3V
IDT74xxx162245IC17
4C3<> 5F4< 12E1<
4C3<> 5F4< 12B5< 12E1<
23C6<>
23C4<>
23C6<>
23C4<>
23C6<>
23C4<>
23C6<>
23C4<>
23C6<>
23C4<>
23C6<>
23C4<>
23B6<>
23B4<>
23B6<>
23B4<>
12C4<>
4B3<> 12C4<>
4B3<> 12C5<> 12C4<>
12B4<>
4B3<>
12C4<>
12B4<>
4B3<>
12D5<>
12D5<>
12B4<>
12B4<>
5D4>
12C5<>
12C5<> 4C3<>
4C3<>
4B3<>
4C3<>
12C5<>
12C4<>
12C5<> 12C4<>
12C4<>
12D5<>
12D5<> 4B3<>
12D5<>
12D5<> 4B3<>
12D5<> 4B3<>
12D5<> 4B3<>
12D5<>
4B3<>
12D5<>
4B3<>
4B3<>
12B4<>
4B3<>
12B4<>
12B4<>
12C4<>
12D5<>
12B4<>
P6_0_D0
P7_7_WE1_DQMLU
CS_EXT_EN
P7_6_WE0_DQMLL
P6_2_D2
BD14
BD13
BD12
BD11
BD10
BD9
BD8
BD7
BD6
BD5
BD4
BD3
BD2
BD1
BD0
BD15P6_13_D13
P6_12_D12
P6_8_D8
P6_7_D7
P6_10_D10
P6_14_D14
P6_9_D9
P6_5_D5
P6_6_D6
P6_3_D3
P6_4_D4
P6_11_D11
P6_1_D1
P6_15_D15
42
3118
7
45
39
34
2821
15
10
4
25242322
2019
1716
1413
2627
2930
3233
3536
481
1211
98
65
32
3738
4041
4344
4647
IN
IN
IN
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
1B[7]
2B[8]
1A[8]1B[8]
2A[5]2B[5]2A[6]
1A[5]1B[5]
2B[6]
2A[7]
1A[6]1B[6]
2B[7]2A[8]
1A[7]
2OEZ
1DIR
2DIR
2B[1]
1B[1]
2B[2]
1B[2]
2B[3]
1B[3]
2B[4]
1B[4]
1OEZ1A[1]1A[2]
GND[8]1A[3]1A[4]
VCC[4]
2A[1]2A[2]
GND[7]
2A[3]2A[4]
GND[6]
VCC[3]
GND[5]GND[4]
VCC[2]
GND[3]
GND[2]
VCC[1]
GND[1]
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
BI
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Note:
MCU Pin Multiplexing
Do not fit R192, R114 or R421 together with R193, R188 or R422
CR-7 : @D012222_LIB.D012222_04(SCH_1):PAGE7
Wed Feb 12 12:49:39 2014
Electronics Europe Ltd
RSK+RZA1
d012222_04PAGE 7 OF 26 3.00
0
BOARD_VCC
100n
3.3VBOARD_VCC
3.3V
SN74CB3T3257PWR
1.0u
100n
100n
DNF0
0
0
DNF
0
0
0
DNF
0
0DNF
DNF
DNF
DNF
3.3VBOARD_VCC
IDTQS3VH16233PA
SN74CB3T3257PWR 100n
R114
R188
R193
R423
R189
R422
R421
R420
R192
IC29
C231
C230
C229
C259IC20
IC30
C313
3D3<>
3D3<> 3D3<>
23B1<>
23F4< 23B3<>
3C3<>
3C3<> 3C3<> 3C3<>
3C3<>
3C3<> 3C3<>
3C3<>
3C3<> 3C3<>
8D5>
23B1<> 23B3<> 23B1<> 23B3<>
23B3<>
3B3<>
3C7<>
3C7<>
8D5>
3C7<>
19B3<
4E3<>
4E3<>
3B3<>
3D3<>
3C3<>
23A7<>
4E3<>
3C3<>
19B3<
3C7<> 4E3<>
8D5>
3B3<>
23B1<>
15C7<>
12B1< 5B1<
12B1< 5B1<
12B1< 5B1<
12B1< 5B1<
16B3>
23B1<
23B3<
23E1<
23B1<
16B3>
23E3<
23B3<
19E7<
19E7<
19E7<
19E7<
23E3>
23E1>
23E3>
11F6<
23F4>
11F6>
11E6< 11E6<
15A5< 15A4< 15A4<
15F5< 15C7>
15F5< 15C7> 15F5< 15C7>
15F5< 15C7>
23E1>
19B3<
19B3>
15B7> 15F5< 15B7> 15E5< 15C7>
15A4<
15F5< 15A4> 15A4<
15E5< 15C2> 15A5<
23F4> 23F4<
P1_10_AN2_IRQ4_TCLKB
P1_9_AN1_IRQ3
IRQ4
P2_2_IO2P2_3_IO3
A21
A20
A19
A18P8_10_A18_SGOUT0
P2_4_ETTXD0
P2_1_ETTXER
P2_5_ETTXD1P2_6_ETTXD2
P2_8_ETRXD0_RSPCK4
P2_11_ETRXD3_MISO4
P2_9_ETRXD1_SSL40P2_10_ETRXD2_MOSI4
P2_0_IO0
P4_4_SSISCK0_PWM2E
P4_7_SSITXD0_PWM2H
SSIWS0
SSISCK0
P4_6_SSIRXD0_PWM2G
P8_13_A21_SGOUT3
P8_11_A19_SGOUT1
P8_12_A20_SGOUT2
TCLKBPX1_EN1
P2_7_ETTXD3
SW1
IRQ3
AN1
AN2
SW3
IRQ5
AN3
PX1_EN7
SGOUT0
SGOUT1
SGOUT2
SGOUT3
PWM2F
PWM2G
PWM2H
SIM_TXD
SSL40
SIM_RXDP3_6_ETRXDV_SCIRXD0P3_5_ETRXER_SCITXD0P3_4_ETRXCLK_SCISCK0P3_3_ETMDIO_SCICTS1
P2_6_IO6P2_5_IO5P2_4_IO4
P2_7_IO7RSPCK4
SIM_CLKSIM_RESET
ET_TXD0ET_TXD1ET_TXD2
ET_MDIO
ET_RXD0
ET_RXD2ET_RXD3
P2_0_ETTXCLK
P2_2_ETTXENP2_3_ETCRS
ET_RXD1
PWM2E
P4_5_SSIWS0_PWM2F
PX1_EN3
SSITXD0
SSIRXD0
ET_RXDVET_RXERET_RXCLK
ET_TXD3
ET_TXCLKET_TXER
ET_CRSET_TXEN
MOSI4MISO4
P2_1_IO1
P1_11_AN3_IRQ5
12
1
4314
2827
2930
4413
25332236193916421147850553256
26322335203817411246949652355
31243421371840154510487
514
54
16
115
8
13
14
10
119
6
57
3
24
16
115
8
13
1412
10
119
6
57
3
24
BI
IN
BI
OUT
IN
IN
IN
BI
BI
BI
(1-8)
(9-16)
H = A->BH
H=A->BL&BH
L = A->BL
L=SELx
SELx
TESTx
VCC=3.3V
TEST[2]TEST[1]
SEL[2]SEL[1]
VCC[2]VCC[1]
GND[2]GND[1]
BH[16]BH[15]BH[14]BH[13]BH[12]BH[11]BH[10]BH[9]BH[8]BH[7]BH[6]BH[5]BH[4]BH[3]BH[2]BH[1]
BL[16]BL[15]BL[14]BL[13]BL[12]BL[11]BL[10]BL[9]BL[8]BL[7]BL[6]BL[5]BL[4]BL[3]BL[2]BL[1]
A[16]A[15]A[14]A[13]A[12]A[11]A[10]A[9]A[8]A[7]A[6]A[5]A[4]A[3]A[2]A[1]
IN
BIBIBIBIBIBIBIBI
OUTOUT
BIBI
OUTOUTOUT
IN
OUTOUTOUT
OUTIN
OUTOUTOUT
ININININBIININ
BIBI
BIBI
BI
BIBI
BIBI
BI
BIBI
BIBI
BIBI
BI
IN
BI
BI
BI
BI
OUT
OUT
OUT
OUT
OUT
OUT
OUT
OUTMUX
MUX
MUX
MUX
VCC
GND
OE
4A4B2
4B1
3A3B2
3B1
2A2B2
2B1
1A1B2
1B1
S
IN
IN
IN
BI
IN
IN
MUX
MUX
MUX
MUX
VCC
GND
OE
4A4B2
4B1
3A3B2
3B1
2A2B2
2B1
1A1B2
1B1
S
OUTBI
BI
BI
BI
IN
OUT
OUT
OUT
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Potentiometer
PORT EXPANDER 1
Address: 0x40
Port Expanders, Potentiometer
PORT EXPANDER 2
Address: 0x42
Mon Aug 18 13:20:15 2014 PAGE 8 OF 26
CR-8 : @D012222_LIB.D012222_04(SCH_1):PAGE8
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
CAT9554
22kCAT9554
22k
22k
100n
BOARD_VCC3.3V
AD_Ground
0
100n
DNFCD0603-B00340
AVCC3.3V
DNF
3.3VBOARD_VCC
4K7
100n
10n
CD0603-B00340
10k
100n
22K
AD_GroundAD_Ground
AVCC3.3V
10u
AD_Ground
IC35
R147
MR1
4
MR1
0
MR1
3
RV1
R194
R215
C329
C328
C327
C260
D6
D5
C318
C317
IC34
14B1< 14B1< 14B1>
7D1<
21B1< 7B1<> 24D6>
25B6<
19B3<> 25B3<> 15F1<> 25A3<>
8D2<> 15F1<>
25F3>
19B3<
19B3<>
8D2<
25B3<> 15F1<> 8B2<> 19B3< 8B2< 25A3<> 15F1<>
11C3<
21B9< 21D9< 11C3<
12A1<
16B6<> 16B6<> 16B6<>
7D6<
IRQ_PORTX PMOD1_RST
PX1_EN7USB_PWR_ENBUSB_PWR_ENAUSB_OVR_CURRENTPX1_EN3TFT_CSPX1_EN1PX1_EN0
NOR_A25LED3
PMOD2_RSTSD_CONN_PWR_ENSD_MMC_PWR_EN
ADPOT
SDA3
SDA3SCL3
SCL3
LED1LED2
16
5678
4321
5678
4321
5678
4321
8
1514
12111097654
13
321
816
1514
12111097654
13
321
INININ
VCC
SDASCL
INT_Z
IO[7]IO[6]IO[5]IO[4]
VSS
IO[3]IO[2]IO[1]IO[0]
A[2]A[1]A[0]
INOUTOUT
OUT
OUTBI
OUTOUTOUTOUT
+
OUT
OUT
OUTOUT
INBI OUT
VCC
SDASCL
INT_Z
IO[7]IO[6]IO[5]IO[4]
VSS
IO[3]IO[2]IO[1]IO[0]
A[2]A[1]A[0]
BIIN
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
MCU 2/3 Decoupling
Wed Feb 12 08:05:17 2014 PAGE 9 OF 26
CR-9 : @D012222_LIB.D012222_04(SCH_1):PAGE9
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
BLM21PG300SN1D
BLM21PG300SN1D
BLM21PG300SN1D
BLM21PG300SN1D
BLM21PG300SN1D
BLM21PG300SN1D
BLM21PG300SN1D
ground_POWER
ground_POWER
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
rza1h_324bga
4.7u
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
100n
CON_AVSSLVDSAPVCC
DNF
100n
LVDSPLLVCC1.18V
PLLVCC
100u
100u
100n
1.18V
0
DNF
1.18V
1.18V
100nDNF
1.18VCORE_VCC
USBAPVCC
3.3V
4.7u
USBAVCC1.18V
CORE_VCC
100n
1.18V
3.3V4.7u
AVCC3.3V
AVREF
100n
0DN
F
DNF
3.3VAVCC
3.3VCON_AVCC
DNF
DNF
3.3V
VDAVCC
3.3VBOARD_VCC
100n
100n
DNF
3.3V
DNF
1.18VUSBAVCC
3.3V
MCU_PVCC
3.3VUSBAPVCC
10n
10n
10u
22u
22u
10u
10n
10n
VDAVCC3.3V
100n
4.7u
220u
100u
CORE_VCC
PLLVCC1.18V
100n100n100n
100n100n
100n100n
LVDSPLLVCC
LVDSAPVCC
3.3V
L11
TP38
TP36
C81
TP37
C82
C84
C83
L10
L12
C80
L4
L5
L9
TP16
TP17
TP18
TP24
R116
C76
R40
L8
C78
C79
C87
C53
C42
C34
C2 C10
C7C5
C9C1 C4
C3 C8C6
C37
C60
C11
C13
C18
C20
C22
C24
C26
C30
C32
C35
C38
C40
C45
C47
C49
C51
C44C43
C28
C17C16C15
C29
C59
C58
C57
C56
C55
C54
C52
C50
C48
C46
C41
C39
C36
C33
C31
C27
C25
C23
C21
C19
C14
C12
IC1
1
1
1
1
1
1
1
AB22AB17AB13AB10AB7
AA14AA10
Y14W16W15W11W8W7W1
U22U1
P19P14P13P12P11P10P9
N14N13N12N11N10N9
M14M13M12M11M10M9
L14L13L12L11L10L9
K14K13K12K11K10K9
J14J13J12J11J10J9
G22D19D15D10D4
C20C15C3
B21B2
A22A12A8A1
A14
B14
W10W9U19T19T4R19R4M4K19J19F4E4D13D3C2B1
Y13
AB14
AB1AA21AA2Y20Y3W19W13W12W6W5W4P4N4M19L19D18D17D16D8D7C19B20
W14D9
D12C12
AB20
W17
AB21
AA20W18
+
++
+ +
+ +
+
+
+
C-Section
VCC[16]VCC[15]VCC[14]VCC[13]VCC[12]VCC[11]VCC[10]VCC[9]VCC[8]VCC[7]VCC[6]VCC[5]VCC[4]VCC[3]VCC[2]VCC[1]
PVCC[22]PVCC[21]PVCC[20]PVCC[19]PVCC[18]PVCC[17]PVCC[16]PVCC[15]PVCC[14]PVCC[13]PVCC[12]PVCC[11]PVCC[10]PVCC[9]PVCC[8]PVCC[7]PVCC[6]PVCC[5]PVCC[4]PVCC[3]PVCC[2]PVCC[1]
PLLVCCLVDSPLLVCC
LVDSAPVCC[2]LVDSAPVCC[1]
AVCC[2]AVCC[1]
VDAVCC
USBAVCC
USBAPVCC
AVREF
VSS[67]VSS[66]VSS[65]VSS[64]VSS[63]VSS[62]VSS[61]VSS[60]VSS[59]VSS[58]VSS[57]VSS[56]VSS[55]VSS[54]VSS[53]VSS[52]VSS[51]VSS[50]VSS[49]VSS[48]VSS[47]VSS[46]VSS[45]VSS[44]VSS[43]VSS[42]VSS[41]VSS[40]VSS[39]VSS[38]VSS[37]VSS[36]VSS[35]VSS[34]VSS[33]VSS[32]VSS[31]VSS[30]VSS[29]VSS[28]VSS[27]VSS[26]VSS[25]VSS[24]VSS[23]VSS[22]VSS[21]VSS[20]VSS[19]VSS[18]VSS[17]VSS[16]VSS[15]VSS[14]VSS[13]VSS[12]VSS[11]VSS[10]VSS[9]VSS[8]VSS[7]VSS[6]VSS[5]VSS[4]VSS[3]VSS[2]VSS[1]
VDAVSS
AVSS
[1]
AVSS
[2]
++
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
BOOT1
BOOT0
Mode
TEST
1
MD_CLKS
MCU Crsytal/Oscillators, RCA Video Input
SW6
BOOT2
MD_CLK
2
5
3
4
6
By default, short JP21BSCANP (H: BOUNDARY SCAN. L: NORM OPERATION)
CR-10 : @D012222_LIB.D012222_04(SCH_1):PAGE10
Wed Feb 12 12:51:49 2014d012222_04
RSK+RZA1
3.00 PAGE 10 OF 26
Electronics Europe Ltd
BOARD_VCC3.3V
TD-22_5792MCD-T
rza1h_324bga
ASFLMB-27.000MHZ-LC-T
3.3V
22
100n
BOARD_VCC
22
22
100n
BOARD_VCC
BOARD_VCC
BOARD_VCC3.3V
22DNF
VIDEO_GND
VIDEO_GND
VIDEO_GND
0
22
5K6
BOARD_VCC
0
22
10
48.000 MHz12.5pF
330n
22K
3.3VBOARD_VCC
100n
100n
22K
100n
5K6
10K
10
100n
100n
DNF
12p
12p
DNF
10p
0
12p
DNF
0
0
10
100n
3.3V
75
RCA
RCA
100n100n
22
ABS06-32.768KHZ
12.5pF
12p
18pF
10p
22K
100n
22k
75
DNF
DNF
DNF4.0000 MHz
DNF
DNF
DNF
SG8002JF-13.33MHz3.3V
10K
10K
22k
3.3V BOARD_VCCBOARD_VCC
3.3V
SN74LVC1G125DCK
BOARD_VCC
22K
22K
DNF
DNF
22K
3.3V
3.3V
C288
R187
R156
R151
R154
R150
R377
R344
R376
R345
R343
R248
R246
R250
R249
R266
C277
MR3
1
MR3
2
R14
R298
R273
R271
R269
R272
C88
C110
IC19
R112
JP21
OSC3
C320
R15
TP34
TP32
TP31
TP30
TP29
TP28
TP27
TP26
TP25
C282
R346
OSC1R274
OSC2
R264
C286
C290
R259
R261
CN39
CN38
SW6
C289
C285
C292
C284
X3
X4
X6
C281
C280
C279
C278
C276
C275
IC1
10B6< 10B1<
10C9> 10C6< 10C9< 10C6<
10B9> 10B9< 10C6< 10C6<
10B6<
10D9>
5D4<
25E9<> 12B5<>
10B6< 10C1< 10B6<
10C1>
12B5<
14E1<>
10C6<
12E1<
10D9>
10C1> 10C6<
23A9<>
10B9<
12B6<
10B9> 10C6<
10C1<
10C1< 10C1>
10D1<
10C1<
10C1>
10C6<
10B6<
10B6<
10C6<
10A9>
17C6<
16D6>
10E9>
10C6< 10D1<
17C6>
17B6>
10B4< 23A7<
10C9<
10E9>
10B9>
10B9>
14C1<>
14E1<>
14D2> 14C1<>
10A9>
10C9>
10C1>
10C1> 10B9<
12B6<
10C1<
16D6> 10D4<
10B9<
10D1<
22B5<>
10C6<
12B5<
10C1<
10B1<
14C2>
17B6>
16D6> 16B3>
10C6< 10D1<
19B2<
EXTAL
AUDIO_X1
AUDIO_CLK
CAM_CLK
VBUS0
CKIO_SD1
CKIO_CN
VIDEO_X1
CON_EXTAL
NMI
VIDEO2_IN
USB_X2USB_X1
RTC_X3RTC_X4
RTC_X2RTC_X1
EXTAL
TCK
AUDIO_X1
USB_X1
USB_X2
DM0DP0
VIDEO_X1RTC_X4
RTC_X2RTC_X1
USB_X1
EXTAL
VBUS1
DM1DP1
USB_X2
AUDIO_X1RESET_N
RTC_X3
TRST_N
RTC_X1
RTC_X2
TDITDO
RESET_N
RTC_X4
VIDEO_X1
VIDEO1_IN
CS0_MDBOOT2
RTC_X3
TMS
A3
5678
4321
5678
4321
4
51
32
21
4
1
2
3
1
1
1
1
1
1
1
1
1
4
1
2
3
4
1
2
3
21
21
1211109876
54321
4 321
AA16
D14
C13
A13
A15
B13
B15
Y21Y22
Y11
Y12AA15AB15
V20
V22
Y10
U21
AA8AB8
C14
Y8
AA13
AA9AB9
A16Y16Y15
Y9
D11
U20V21
AB16
B12
AB11
AA12
AA11
AB12
C9V1 AA22
W21W22
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUT
VCCGND
VCCGND
IN
IN
ININ
IN
ININ
IN
BIBI
BIBI
OUT
IN
OUT
OEZ VCC
YGNDA
IN
21
OUT
OUTOE
VCCGND
CLK
IN
IN
IN
IN
IN
IN
IN
IN
IN
OE
VCCGND
CLK OUT
OUT
OE
VCCGND
CLK OUT
INOUT
INOUT
OUTIN
IN
B-Section
VRP
VRMREXT
JP0_1/TDO
VIDEO_X2
USB_X2
RTC_X2
P0_5/RTC_X4
VIN2B
VIN2A
VIN1B
VBUSIN1
VBUSIN0
TRST
TMSTCK
RES#
REFRIN
P0_3/MD_CLKSP0_2/MD_CLK
P0_1/MD_BOOT1P0_0/MD_BOOT0
NMI
LVDSREFRIN
JP0_0/TDI
BSCANP
VIN1A
XTAL
VIDEO_X1
USB_X1
RTC_X1
P0_4/RTC_X3
EXTAL
CKIO
AUDIO_X2AUDIO_X1
TESTMDVSS
EMLEVSS
CLKTESTVSS
DP1
DP0
DM1
DM0
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
SPDIF, SD/MMC, SIMCARD
Short JP1 to use SIM function
Mon Feb 17 15:22:38 2014 PAGE 11 OF 26
CR-11 : @D012222_LIB.D012222_04(SCH_1):PAGE11
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
2222
22k
22k
22k 22
KSN74LVC1T45
3.3VBOARD_VCC BOARD_5V
5.0VBOARD_5V
DNF
BOARD_VCC3.3V
BOARD_VCC
2222
22K
DNF
22k
100n
3.3V
BOARD_VCC3.3V
card socket SIMDNF
card socket SD/MMC
0
3.3V
100n
DNF
100n
100n
100n
0
DNF
DNF
BOARD_VCC
22k
MIC2026
22K
BOARD_5V5.0V
1K0
100n
TODX2950(F)
5.0V
1K2
47u
0
100n
R172
R318
R120
R5
R28
R2R1
R117R118
R51C1
02
R137
R119
MR5
MR4
C64
C63
L1
CN3
C62
C61
IC3
C66
C67
JP1
CN4
CN2
MR1
MR3
MR2
IC2
CN1
3C7<> 12E6< 3C7<> 12E6<
12E6< 3C7<> 12E6< 3C7<> 12E6<> 3E3<> 17C6<>
12D6<> 17C6<> 3E3<> 12E6<> 3E3<>
3E3<> 12E6<> 17C6<> 3E3<> 12E6<> 3E3<> 12E6<> 3D3<> 12D6<> 17C6<> 3E3<> 12D6<> 17C6<>
8B5>
8B5>
7B4> 7B4>
7B4< 7B4>
25C3<
25C3>
25B9<>
25B9<> 25A9<>
25C9<> 25C9<>
25D9< 25D9>
25C9<>
P4_2_FALE_MMCD6P4_3_FWE_MMCD7
P4_1_FCLE_MMCD5P4_0_FRE_MMCD4NAF6_TRACECLK_SMD3
NAF2_TRACED2_SMD1NAF7_SMD2
NAF3_TRACED3_SMD0NAF4_SMCLKNAF5_SMCMDNAF0_TRACED0_SMCDNAF1_TRACED1_SMWP1
SD_CONN_PWR_EN
SD_MMC_PWR_EN
SD_WP_EXT
SD_CMD_EXT
SIM_RESETSIM_CLK
SPDIF_IN
SPDIF_OUT
SD_D3_EXTSD_D2_EXT
SD_D0_EXTSD_D1_EXT
SIM_TXDSIM_RXD
SD_CD_EXT
SD_CLK_EXT
5678
4321
5678
4321
7
3
1
8
109
54
2
6
612 5
43
21 109
1211
87654321
10987654321
5678
4321
5678
4321
5678
4321
5
8
76
3
24
1
1069
1
141534
128
2
57
1113
19181716
BIBIIN
OUTBI
IN
BIBIBIBIBIBIBIBIBIBIBIBI
ING
ND
OUTA
OUTBENBFLGB
FLGAENA
FG[4]FG[3]FG[2]FG[1]
SD_DAT2_MMC_DAT2SD_DAT3_MMC_DAT3MMC_DAT4
SD_CMD_MMC_CMD
MMC_DAT5
VSS[2]
VCC
SD_CLK_MMC_CLK
MMC_DAT6 VSS[1]MMC_DAT7
SD_DAT0_MMC_DAT0SD_DAT1_MMC_DAT1
SD_CDSD_WP
OUTIN
Receiving S
ideT
ransmitting S
ide
Fiber O
ptic Transceiving M
odule
GND_H[2]GND_H[1]
INVCC[2]C_LIMGND[3]GND[2]VCC[1]GND[1]OUT
OUT
VCCBDIR
BAGNDVCCA
21
IN
ININ
SW[2]SW[1]
C[4]
C[7]
C[3]
C[6]
C[2]
C[5]
FG[2]FG[1]
C[8]
C[1]
IN
IN
BIBI 9
876
2
5
1
3
10
4
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
SDRAM
SPI FlashNOR Flash
Do not short JP3's pins 2 and 3 when R233 is fitted.
NAND Flash
SDRAM, NOR Flash, NAND Flash, QSPI Flash
Short J18 to control devices connected to CS0.
CR-12 : @D012222_LIB.D012222_04(SCH_1):PAGE12
Wed Feb 12 12:52:47 2014
Electronics Europe Ltd
d012222_04PAGE 12 OF 26
RSK+RZA1
3.00
BOARD_VCC
BOARD_VCC3.3V
BOARD_VCC3.3V
22k
BOARD_VCC3.3V
22k
22k
BOARD_VCC
4.7u
100n
3.3V
K4S561632D
100n
100n0
4.7u
3.3VBOARD_VCC
22k
BOARD_VCC
22
3.3V
S29GL512S
100n
100n
100n
100n
100n
100n
100n
100n
S34ML02G
3.3V
4.7u
100n
100n
100n
100n
0
DNF
S25FL512S
22K
BOARD_VCC3.3V
DNF
S25FL512S
3.3VBOARD_VCC
22K
22k
3.3VBOARD_VCC
R431
C304
C305
MR3
3M
R34
MR7
MR9
MR8
R281
R233
JP3
JP18
R283
R287
IC25
IC26
C296
C297
C298
C299
C300
C301
C302
C303
C310
C309
C308
C306
C307
C295
C293
C294
IC27
IC23
IC24
23A7> 24C6> 15C2<
22C5< 16D6>
25D3> 4C3<> 4C3<> 25D3> 25C6>
25E3> 3B7<>
5B1< 5B1< 5B1< 12D1<
5B1<
5C1<
12E1< 12E1< 12E1<
12E1< 12E1< 12E1< 12E1< 12D1<
12D1< 12D1< 12D1< 12D1<
5B1< 12D1<
3D3<>
3D3<> 3D3<> 3D3<>
4B8<> 4B8<> 4B8<> 4B8<>
6C2<>
4B3<>
4C3<>
7E9> 7E9> 5B1<
4B3<> 6C2<>
3D3<>
5B1<
12C5<>
4C3<>
12B4<>
12B1< 12B1<
12C4<>
12B1< 12B1< 5B1<
5B1< 4D3<>
4C3<> 4C3<> 4C3<> 4B3<>
4B3<>
4D3<>
12C5<> 6D2<>
4B3<> 4B3<> 4B3<> 4B3<> 4B3<>
6D2<> 6D2<> 6D2<> 6D2<>
5B1<
5D4<
12B5<
10E1>
4D3<>
11B3<> 11B3<> 11B3<>
3C7<>
3B3<>
10D4< 12B6< 10D4<
5A1<
4D3<> 12C1< 12C1<
5B1<
12B1< 5B1< 4D3<>
5F4<
6D3< 6B3<
5B1< 4D3<> 4D3<>
4C3<>
12B1< 5B1<
6D2<> 12C4<>
12B4<>
6C2<> 6C2<>
4B3<> 4B3<> 4B3<>
4C3<> 5A1< 5A1<
4D3<> 5B1< 12E1< 4D3<> 5A1<
4D3<> 4D3<> 5B1< 4D3<> 5B1<
4D3<> 5A1< 12C1<
4D3<> 5A1<
4D3<> 12C1<
5B1< 12B1<
12B1<
5B1<
4D3<> 5B1< 4D3<> 5B1<
8B5> 4B8<>
4E3<> 5C1< 4B8<> 5C1<
4E3<> 5C1< 7E9> 5B1<
4E3<>
5B1< 7D9> 5B1<
4D3<> 5B1< 4D3<> 5B1<
4D3<>
4D3<> 4D3<>
4D3<> 5B1<
5F4< 5F4< 5F4<
10B4<
12B5<
16D6>
4B8<> 25F6>
12D5<>
12B4<>
4C3<>
4B3<>
6C2<> 12D5<> 12D5<>
6D2<>
12B4<>
6C2<> 6C2<> 4B3<>
4B3<>
6C2<> 6C2<> 6C2<>
4B3<>
6D2<> 4B3<>
4B3<>
12C5<>
4B3<>
6D2<> 6D2<>
12D5<> 12D5<>
6C2<>
4B3<>
12D5<> 12D5<> 12D5<>
4B3<>
12D5<>
6D2<>
6D2<> 6D2<>
4B3<>
4B3<>
12C4<>
12B4<> 12B4<> 12B4<>
12D5<>
6B3<
12C4<> 12C4<>
12C4<>
4B3<> 6C2<> 6C2<> 12B4<>
4B3<> 4B3<>
6C2<> 6C2<>
12D5<> 12C5<> 12C5<>
12C4<> 12C4<>
12B1<
12C1<
5B1< 5B1<
4D3<> 4D3<>
4D3<> 4D3<>
11B3<> 17C6<> 17C6<> 11B3<>
11B3<> 17C6<> 11B3<> 17C6<> 11B3<> 11B3<> 17C6<>
11B3<> 11B3<> 11B3<>
3E3<> 3E3<> 3E3<> 3E3<> 3E3<> 3E3<> 3E3<> 3C7<>
3C7<>
3C7<>
25B3>
6D2<>
4E3<>
5D4<
16D6> 10B6>
12C1<
5D4<
4D3<>
5B1<
12E1<
6C2<> 6C2<> 6C2<>
25E3> 4C3<> 5F4<
10B4< 25E9<>
P6_15_D15
RESET2_N
SPBCLK_0P9_3_SPBSSL_0
P2_12_SPBIO01_0
P2_15_SPBIO31_0_IRQ1P2_14_SPBIO21_0P2_13_SPBIO11_0
P9_4_SPBIO00_0P9_5_SPBIO10_0P9_6_SPBIO20_0P9_7_SPBIO30_0
RESET_N
P6_10_D10
NAF2_TRACED2_SMD1P6_10_D10
P6_12_D12A12
A15
P6_6_D6
P6_13_D13P6_14_D14
P7_6_WE0_DQMLL
P5_8_CS2
CAS_SDRAMWR_SDRAMP7_7_WE1_DQMLU
RAS_SDRAM
A3
CKIO_SD1CKE_SDRAM
A14A13
WP_NAND
NAF6_TRACECLK_SMD3
A10A11
P6_0_D0
P6_4_D4P6_5_D5
P6_13_D13
P6_7_D7A7
A1A2
P6_6_D6
P6_2_D2P6_3_D3
A1A2
A4A3
A5A6A7
P6_15_D15
P6_1_D1
P6_9_D9
P6_2_D2
P6_12_D12
P6_7_D7
P6_14_D14
P6_11_D11
P6_8_D8
P6_5_D5P6_4_D4P6_3_D3
P6_11_D11
P6_1_D1P6_0_D0
P6_8_D8
RD_NOR
P6_9_D9
A4
A6
A8
A5
A9
A8A9
NOR_A25A25
A23A24
A22A21A20
A16
A19
A17A18
A14A15
A10
A12A11
A13
NAF4_SMCLKNAF5_SMCMD
NAF7_SMD2
P4_2_FALE_MMCD6P4_1_FCLE_MMCD5
NAF1_TRACED1_SMWP1
FCE_NANDP1_2_FRBP4_0_FRE_MMCD4
P4_3_FWE_MMCD7
NAF3_TRACED3_SMD0
NAF0_TRACED0_SMCD
P7_6_WE0_DQMLLRESET_NCS0_MDBOOT2
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
321
21
9
10
14
2
81516
6
3
13
1
7
9
10
14
2
81516
6
3
13
1
7
19
18
48362513
39373412
87
4746454038353328272624232221201514111065
4321
4443424132313029
16
9
17
16
13
5233
2943
17
533027
14
34
51494745424038365048464441393735
2832
555612
1512111819543456789
102021222324252631
16
5246126
544128 49
439327141
39
4018
15
53515048474544421311108754219
3837
17
212036352234333231302926252423
BI
INININ
IN
ININ
IN
ININ
ININ
IN
IN
INININ
ININ
+
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
ININ
IN
321
21
ININ
INININ
IN
BI
BI
BIBI
BI
BI
BIBI
BIBIBI
BIBI
IO[7]IO[6]IO[5]IO[4]IO[3]IO[2]IO[1]IO[0]
VSS[4]
NC[25]NC[24]NC[23]NC[22]
VCC[4]
NC[21]
VCC[3]
VSS[3]
NC[20]
VCC[2]
NC[19]NC[18]NC[17]NC[16]
VSS[2]
NC[15]NC[14]NC[13]NC[12]NC[11]
WP#
WE#ALECLE
NC[10]NC[9]
VSS[1]
VCC[1]
NC[8]NC[7]
CE#
RE#R/B#
NC[6]NC[5]
NC[4]NC[3]NC[2]NC[1]
BIBIBIBI
BIBIBI
BIBIBIBIBIBI
BIBIBIBIBI
BIBIBI
BIBI
BIBI
BI
ININININ
OUTIN
IN
IN
BI
BIBIBI
BIBIBIIN
NC
RFU
RESET_Z_RFUDNU[3..0]
VIO_RFU
VSS
SCK SI_IO0SO_IO1
VCC
WPN_IO2CSN
HOLDN_IO3
A[24]A[25]
A[16] RFU[3]
VSS[2] DQ[15]
DQ[7]
DQ[14]
DQ[6]
DQ[13]
DQ[5]
DQ[12]
DQ[4]
VCC
DQ[11]
DQ[3]
DQ[10]
DQ[2]
DQ[9]
DQ[1]
DQ[8]
DQ[0]
OE#
VSS[1]
CE#
A[0]
RFU[2]
VIO
DNU
RFU[1]
A[1]A[2]A[3]A[4]A[5]A[6]A[7]
A[17]A[18]
RY/BY#WP#
A[21] RESET#WE#A[20]
A[19]
A[8]A[9]A[10]A[11]A[12]A[13]A[14]A[15]
A[22]A[23]
BIIN
NC
RFU
RESET_Z_RFUDNU[3..0]
VIO_RFU
VSS
SCK SI_IO0SO_IO1
VCC
WPN_IO2CSN
HOLDN_IO3
IN
BI
+
+
/AP
VDD[2]VDD[1]
A[0]A[1]
A[10]A[11]A[12]
A[2]A[3]A[4]A[5]A[6]A[7]A[8]A[9]
BA[0]BA[1]
CAS#
CKECLK
CS# DQ[0]DQ[1]
DQ[10]DQ[11]DQ[12]DQ[13]DQ[14]DQ[15]
DQ[2]DQ[3]DQ[4]DQ[5]DQ[6]DQ[7]DQ[8]DQ[9]
LDQM
RAS# RFU
UDQM VDD[3]VDDQ[1]VDDQ[2]VDDQ[3]VDDQ[4]VSS[1]
VSS[2]VSS[3]VSSQ[1]VSSQ[2]VSSQ[3]VSSQ[4]
WE#
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Short
PWR_SEL
Power Supply
12V
JP6 is used for current measurement.Remove R26 and short JP6 to measurethe current consumed by the MCU's port pins.
Note:
5V
Input Voltage
1-2 (default)
2-3
the current consumed by the MCU's core.Remove R24 and short JP4 to measureJP4 is used for current measurement.Note:
12V or 5V (centre positive)Power Supply Input
Wed Feb 12 08:05:07 2014 PAGE 13 OF 26
CR-13 : @D012222_LIB.D012222_04(SCH_1):PAGE13
3.00 d012222_04
RSK+RZA1Electronics Europe LtdFiducial_1mm
Fiducial_1mm
Fiducial_1mm
Fiducial_1mm
Fiducial_1mm
Fiducial_1mm
102K
100K
POWER_IN12.0V
20K6.8n
4k75
6.8n
22u
DNF
BLM21PG300SN1D
ground_POWER
0
2.2u
ground_POWER
1.0u
DNF
SLF10145T-150M2R2-H
49K9
11K8
CORE_VCC1.18V
DNF
100n
LM2830ZQMFE
9k53
BOARD_5V
100n
5.0V
10
DNF
47u
47n
0
00DN
F
100nDNF
100n
CON_AVSS
470n
3.3V
DNF
3.3V 3.3V
0
LM2833BOARD_5V
62K
DNF
5.0V
DNF
5.0V
22u
0
0
DNF
DNF
DNF
DNF
DNF
DNF
3.3VBOARD_VCC
0
3.3VCON_3V3
DNF10
u
CON_AVREF AVREF
10K
BOARD_VCCBOARD_5V
5.0V
DNF5.0V
MCU_PVCC3.3V
DNF
10K
2k26
10K2
BOARD_5V5.0V
1.2u
22u
220n
CON_5V
100n
5V_D1_OUTLM20343
10K
KLD-SMT2-0202-A
REF3033 V-Ref 3.3V
10u
DNF1.18V1.18V
0
220u
MBR
S130
LT3G
MBRS130LT3G
TP7
TP6
R9R1
95
R23
R22
R160
R16
R13
R17
C338
R212
C265
R19
R10
R11
R8R6
R12
R7
R21
TP1
PWR_SEL
C74
R27
TP13
TP12
TP15
R25
R157
R153
R24
JP4
R26
JP6
L13
C232
C94
C86
C91
TP33
IC36
C68
C71
TP14
L3
D1
C73C72
C65
IC4
IC5
L7
D7
C339
C266
IC21
TP19
TP23
TP22
TP21
TP20
TP5
TP4
TP3
TP2
C70
C69
C77
C75 L2CN5
1
1
1
321
1
1
1
21
21
12
13
1
109
1
87
3
645
11
2
181
2032
21
19
4
17
12
5
1
2
3
4
1
1
1
1
1
1
1
1
1
4321
CNTRCNTR
SWITCHOUTER
++
321
21
21
+
GNDOUT
IN
+
+
EXP_PAD
VIND[2]VIND[1]
SW[2]SW[1]PGNDFB
NCSGNDENVINC
VIN[4..1] SW[4..1]
GND
[3..1
]
EXP_PAD
RTEN
VCC
BOOT
AGNDCOMP PGOOD
FB
SS/TRK
+
VIN
EN
FB
GND SW
+
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
CAN, USB
BOARD_5V
VBUS
USB VBUS Power
2-3
JP11
1-2 (default)
Short JP12 to supply VBUS1 from BOARD_5V
CAN1
CAN2
Wed Feb 12 08:05:04 2014 PAGE 14 OF 26
CR-14 : @D012222_LIB.D012222_04(SCH_1):PAGE14
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
5.0VBOARD_VCC
KUSB-SMT-AS1N-B
1.0u
USBLC6-2P6
5.0V
100n
1.0u
22
22
BOARD_VCC3.3V
3.3V
100n
5.0V
BOARD_5V
DNF
MIC2026
VBUS5.0V
DNF
22K
0
100
12p
BOARD_5VBOARD_5V
12p
100n
22K
22K
100n
100n
3.3VBOARD_5V
0DNF
DNF
KMBX-SMT-5SS-30TR
0
0
22K
SN74LVC2T45
BOARD_VCCKMBX-SMT-5SS-30TR
DNF
DNF
USBLC6-2P6
DNF
1.0u
100
1.0u
22
22
DNF
12p
DNF
12p
120
HA13721RPJE CAN Transceiver
120
5.0V
KUSB-SMT-AS1N-B
HA13721RPJE CAN Transceiver
DNF
R232R231
R230
R228
R265
R99
R297
R205
R152
R128
R32
R34
R33
R31
R30
R29
C146
C147
C150
C151
D3
D2
C154 C156
IC10
C159
CN11
CN10
C158
C157
C160
IC9
IC8
TP9
TP8
JP12
C155C153
C152
JP11
IC7
CN9
CN8
CN6
CN7
8D5<
8D5> 8D5>
10C4<
14E6>
10C4<>
10C4<> 23E3<
25D6> 14C8<
14C8< 23E1>
23E1>
25E3<>
10C4<
10D4<>
10D4<>
25E3< 23E3<
25C6>
14B6>
USB_PWR_ENB
USB_PWR_ENAUSB_OVR_CURRENT
VBUS0
DP0_XDP0
DM0
CANCRX1CANCRX2
DM0_X
CANCRX1CAN_CTX1
CANCRX2CAN_CTX2
DP1_X
DM1_XDM1
DP1
VBUS1
CAN_CRX2CAN_CRX1
543
612
543
612
3
14
5
8
2
67
321
321
81
4 567
32
3
14
5
8
2
67
1
1
21
321
5
8
76
3
24
1
1
432
1
432
1
45
32
1
45
32
IO2[2]IO2[1]
IO1[2]IO1[1]VBUSGND
IO2[2]IO2[1]
IO1[2]IO1[1]VBUSGND
OUT
ING
ND
OUTA
OUTBENBFLGB
FLGAENA
MODECANHCANL
NC
RXD
VCC
GND
TXD321
OUT
ININ
321
VCCBB1B2
DIRGNDA2A1VCCA
MODECANHCANL
NC
RXD
VCC
GND
TXD
SHIE
LD[1
..0]VBUS1
DP1DM1
GND1
OUT
21
SHIE
LD[1
..0]VBUS1
DP1DM1
GND1
OUT
GND
[3..0
]
VBUS
GNDBUSIDDPDM
321
INOUTIN
IN
IN
OUTOUT
BI
BI
BI
BI
GND
[3..0
]
VBUS
GNDBUSIDDPDM
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
LAN Strap Option
Auto MDI-X En
Q-Autoneg EN
Phy Adr0
Phy Adr1
Full/Half #
Autoneg EN
MII/RMII #
Fast (J) / Std (JK)
1
4
Ethernet
1
0
0
1
0
0
08
5
7
SW4 On
6
3
1
2
01
1
1
0
0
1
Off
1
Used to store the MAC address
IIC Address: 0xA0
Short JP5 to disable the EEPROM 's write protection.Wed Feb 12 12:53:53 2014 PAGE 15 OF 26
CR-15 : @D012222_LIB.D012222_04(SCH_1):PAGE15
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
DNF
22
0
Eth_Ground
DNF
DNF
R1EX24016ASAS0A
JV011I21NL RJ45 Jack
BOARD_VCC3.3V
uPD60611
BLM
21PG
300S
N1D
00
00
330
yellow
1K5
330
DNF
10p
100n
0
0
22
22
100n
100n
100n
022
p
100n
330
49.9
49.9
49.9
10
100n 10
p
3.3V
10p
4K7
4K7
100n
4K7
100n
4K7
4K7
10u
100n
4K7
12K4
22
0
12pF
green
10
10p
green
10u
22p
3.3VBOARD_VCC
Eth_Ground
10u
49.9
22n
22nDN
F
Eth_Ground
BOARD_VCC3.3V
4K7
4K7
4K7
4K7
4K7
4K7
4K7
4K7
22
BOARD_VCC25.000 MHz
Eth_Ground
Eth_Ground
Eth_Ground
DNF
DNF
R149
R148
R145R47
C171
C169
C90
R141
R140
R65
R64
R63
R62
R61
R60
R48
R49
R50
R38
R35
R39
R37
R36
R53
R52
R54
R55
R56
R57
R58
R59
R46
R41
R42
R45
L14
R138R139
R44
R43
JP5
R308
MR12
MR11
IC11
CN12
C181
C180
C179
C178
C177
C176
C162
X1C1
61
C163
TP11
TP10
SW4
LED6LED5
LED4
C172
C166
C165
C164
C167 C1
73
C174
C175
IC12
8D2<> 25B3<> 19B3<> 8B2<>
22C5<
7B4>
25B9<
25D3<>
25A3<>
23B3<> 23B1<>
7B4>
7C4>
15F5<
8D2< 19B3<
7C4>
15
F5<
7C4>
7C
4>
7C4>
16D6> 23A7> 15E5<
12E6<
7C4<
15F5< 24C6>
7C4<
25E6<>
25F3<
8B2<
7C4<>
15E5< 15F5< 7C4<
7C4<
7C4<
7C4< 15C2> 7C4< 15C7> 7C4< 15C7> 7C4< 15C7> 7C4< 15C7> 7C4< 15C7>
15B7> 7C4< 15A4> 7B4>
7C4< 7C4<
15F5< 15F5< 7C4<
ET_COL ET_RXD3
SDA3
P0RXN
TIOC1B
TIO
C0B ET
_TXC
LKET
_TXD
3
ET_T
XD1
ET_T
XD0
ET_X
CLK0
ET_T
XD2
ET_T
XEN
P0RXP
ET_IRQ
ET_T
XER
ET_X
CLK1
P0TXNP0TXP
ET_RXCLK
JA1_SCL3JA1_SDA3
ET_MDIO
ET_RXD1ET_RXD0ET_RXDV
ET_MDC
ET_CRSET_RXCLKET_RXD0ET_RXD1ET_RXD2ET_RXD3ET_RXERET_TXCLK
ET_RXD2
ET_RXER
ET_CRSRESET2_N
SCL3
21
5678
4321
5678
4321
78
56
4321
2
34
5
87
1
6
4 321
1
1
1615141312111098
7654321
33 32
38
31
19
4746
9 10 11
4140
44
3 4
35 2529 28 27 26306 7
2423
1718
2122
16
12
39
42
85
1413
15
3436
20
43
48
1
37
45
2
OUT
BI
OUT
BIIN
BI
BI
21
OU
T
BIBI
IN
OUTOUT
OUTOUT
OUT
OUTOUT
VCCWPSCLSDA GND
A2A1A0
GND_H2GND_H1
RDMINUSCT_RDRDPLUSTDMINUSCT_TDTDPLUS
BIBI
ININININININININ
IN IN IN IN IN IN
GNDAPLLVDDAPLLVDDA33REGAVOUT15REGOFFGNDAREFP0COLSDTESTRESETBP0CRSVDDIO3DVOUT15
GND
IO2
P0TX
ERR
GPI
O14
XCLK
1XC
LK0
VDDI
O2
P0TX
CLK
P0TX
D3P0
TXD2
P0TX
D1P0
TXD0
P0TX
EN
P0RXERRP0RXDVP0RXD0P0RXD1GNDIO1VDDIO1P0RXD2P0RXD3
P0RXCLKINT
MDIOMDC
P0LI
NKLE
DVD
D15
VDD3
3ESD
VDDA
15P0
AGND
2P0
RXN
P0RX
PP0
AGND
1P0
TXN
P0TX
PAT
PEX
TRES
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Power LEDsUser LEDsUser Switches
Detecting supply voltage: 2.5VPower-on reset time: 34ms
Reset Circuit
Switches, LEDs & Reset
Wed Feb 12 12:54:31 2014 PAGE 16 OF 26
CR-16 : @D012222_LIB.D012222_04(SCH_1):PAGE17
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
BOARD_VCC
BOARD_VCC3.3V
1K5
1K5green greengreen
1K5
3.3VBOARD_VCCBOARD_5V
4K7
5.0V
10K
3.3V
0
1K5
1K5
3.3V
10K
10K
74LVT08
red
red
green
3.3VBOARD_VCC
3.3VBOARD_VCC
10K
10K
10K
0
0
0
0
10K
3.3V
100n
BOARD_VCC
RNA51957BFP Voltage Mon
12.0VPOWER_IN
yellow15
K
6K2
3K0
220
BOARD_VCC10
0n
100n
100n
R75
R74
R73
R72
R310
R312
R80
R77
R71
R66
R70
R69
R68
R67R7
9
R78
R76
R85
R82
R83
R84
IC31
C85
IC6
R316
C332
NMI
LED9LED8LED7
LED3
LED2
LED1
LED0
SW3
SW2
SW1
RES
C182
C183 22C5<
10D4<
12E6<
8B5<
8B5<
12B6<
8B5<
15C2< 24C6>
10D4<
12B5<
17D4>
17C6>
10D4< 10B4< 23A7>
23A7<
7C7<
25B6<
7B7< 25E9<>
RESET2_N
SRST_N
TRST_JT_N
LED1
LED3
LED2
LED0
SW3
NMI
SW1
SW2
TRST_N
RESET_N
7
62
4
5
11863
147
13
10
5
2
12
9
4
1
Y[3]Y[2]Y[1]Y[0]
VCC
GNDB[3]
B[2]
B[1]
B[0]
A[3]
A[2]
A[1]
A[0]
IN
IN
OUT
BI
BI
BI
BI
OUT
OUT
OUT
OUT
NC[2
..0]
GND
DELAY_C
POW
ER
OUTPUTINPUT
OUTOUT
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
CoreSight 20
DLINK2 and ETM Connectors
ARM JTAG 20
Note:Either fit R97 or R196.Do not fit both.Option links for enabling trace capability.This depends on the the debugger used.
Mon Aug 18 13:11:48 2014 PAGE 17 OF 26
CR-17 : @D012222_LIB.D012222_04(SCH_1):PAGE18
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
10K
DNF
DNF
10K
BOARD_VCC
FTSH-110-01-L-DV 20-way
10K
DNF
BOARD_VCC3.3V
100n22
DNF
DNF10K
10K
10K
DNF
0
22
22
DNF
22
DNF
10K
10K
10K
100n
0
3.3V
10K
10K
100n
BOARD_VCC
3.3V
22
10K
10K
BOARD_VCC
10K
3.3V
10K
R88
R196
R103
MR6
R92
R94
R90
R96
R95
R93
R91
R89
R87
R102
R101
R97
R100
C106
R3
CN13
R108
R109
R110
R98
C185
C184
CN14
16D4<
12E6<>
12E6<> 12D6<> 12D6<>
16F3<
12D6<>
11B3<> 3E3<> 3E3<>
10D4<
3E3<>
10D4<
10D4>
10D4<
3D3<>
11B3<>
11B3<> 11B3<>
11B3<> 3E3<>
NAF2_TRACED2_SMD1NAF3_TRACED3_SMD0
TRST_JT_N
NAF1_TRACED1_SMWP1NAF0_TRACED0_SMCD
NAF6_TRACECLK_SMD3
SRST_N
TDO
TMS
TDI
TCK
1819
5678
4321
2017
16151413121110987654321
2019181716151413121110987654321
BI
OUT
2018161412108642
191715131197531
BIBIBIBI
OUT
2018161412108642
191715131197531
IN
OUT
OUTOUT
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
RL78/G1C EXTERNAL PROGRAMMER CONNECTOR
RL78G1C USB to Serial
Wed Feb 12 08:05:01 2014 PAGE 18 OF 26
CR-18 : @D012222_LIB.D012222_04(SCH_1):PAGE19
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
1.0u
100n
100n
12.000 MHz
12p
R5F10JBCAFP
100n
G1C_VDD
4.7u
5.0VG1C_VDD
1.0u
12p
G1C_VDD
0
18pF
22K
USBLC6-2P6
100K
5.0V
DNF
DNF
5.0VG1C_VDD
22K
5.0V
22K
MBR0520LT1G
BOARD_VCC3.3V
100n
22K
22K
SN74LVC2G17QDCKRQ1
SN74LVC2G17QDCKRQ1
KMBX-SMT-5SS-30TR
10K
1K0
DNF
1N41
48W
-V
MBR0520LT1G
12p
33pDNF
12p
DNF
DNF
1.0u
100
IC15
IC28
D10
D11
R185
C93
C92
R184
R20
R125
R143
R142
R122
R124
R121
R123D8CN16
X2
D4C199
C200
C197
C194
C193
C192 C191
C190
C198
C195
C196
IC13
CN18
3D3<> 25C6<
3D3<> 25B9>
P40_TOOL0G1C_RES_N
G1C_X2
G1C_X1
G1C_DM
G1C_RTSP3_0_TXD2
G1C_CTSP3_2_RXD2
G1C_DP
52
4 36 1
52
4361
54321
4 321
543
612
7 8
2122 2024 1923
2 63 4 532
13
11109
1615
1
12
14
2526272829
1718
3031
1
45
32
54321
IO2[2]IO2[1]
IO1[2]IO1[1]VBUSGND
RESE
T#P120/ANI19/SO01/PCLBUZ1P00/ANI17/TI00/INTP8/SI01/SDA01/SDAA0P01/ANI16/TO00/INTP9/SCK01/SCL01/SCLA0P20/ANI0/AVREFPP21/ANI1/AVREFMP22/ANI2P23/ANI3P24/ANI4
UDP0
UDM
0UV
BUS
UVDD
UDP1
UDM
1P1
6/TI
01/T
O01
/INTP
5/UO
VRCU
R1P1
7/TI
02/T
O02
/UVB
USEN
1
P51/INTP2/SO00/TXD0/TOOLTXD/TI01/TO01P50/INTP1/SI00/RXD0/TOOLRXD/SDA00/TI02/TO02
P30/INTP3/SCK00/SCL00/TI03/TO03/PCLBUZ0P70/PCLBUZ1/UOVRCUR0
P31/TI03/TO03/INTP4/PCLBUZ0/UVBUSEN0P62
P61/SDAA0P60/SCLA0
VDD
VSS
REG
CP1
21/X
1P1
22/X
2/EX
CLK
P137
/INTP
0
P40/
TOO
L0
GND
[3..0
]
VBUS
GNDBUSIDDPDM
+
OUTOUT
ININ
1Y
VCC
2Y 2A
GND
1A
1Y
VCC
2Y2A
GND
1A
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Default output is LOUT (LINEOUT)
AUDIO OUTPUT
Audio Codec, Audio Connectors
Sound Generator
Default input is LINEIN
AUDIO INPUT
IIC address: 0x20
Wed Feb 12 08:05:05 2014 PAGE 19 OF 26
CR-19 : @D012222_LIB.D012222_04(SCH_1):PAGE20
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
1.0u
10u
1.0u
BLM
21PG
300S
N1D
3.5mm Stereo Jack
DNF0
DNF0
AUDIO_GND
0
0
BOARD_VCC3.3V
2K2
2K2
DNF
0 1.0u
1.0u
0
0
DNF0 1.0u
1.0u
0
DNF
0
DNF
3.5mm Stereo Jack
0
AUDIO_GND
0
1.0u
1.0u
1.0u
AUDIO_GND
AUDIO_GND
100n100n100n
100n
DNF
4.7u
100n
100n
100n
4.7u
10u
AUDIO_GND
BOARD_VCC3.3V
3.3V
1.0u
BOARD_VCC
AUDIO_GND
1.0u
1.0u
1.0u
MAX9856
CN20
R322
R321
R324
R323
R320
R319
R136
R135
R134
R133
R129
R132
R131
R130
L15
C337C336C335C334
CN45
C333
L6
C201
C211
C210
C209
C208
C219
C218
C216
C217
C212
C204
C205
C203
C206
C213
C215
C214
C202
CN19
IC14
19C9<
7D4<
>
25F3
>
7E4<
7E
4>
19C9< 19E4>
7E9>
19D1<
19D1<
19D1<
19E2<
19E2<
19C1<
19D1<
19D5>
19D5>
19E4>
19B9>
8B2<
19A9>
8D2<
19B9> 7D9> 7E9>
7E9>
19B9> 19C8> 19B9>
25A3
<>
19D9< 19C9<
19A9>
15F1
<>
7E4<
>
10E9
>
HPR
LOUTR
JACKSNS
SGOUT0SGOUT1
MICL
LINEIN1
MICR
LINEIN2
JACKSNS
MICBIAS
MICGND
HPR
LOUTR
HPL
LOUTL
SGOUT2SGOUT3
LINEIN1
LINEIN2 LOUTL
HPL
MICLMICGNDMICRMICBIAS
AUDI
O_C
LK
SSIT
XD0
SSIR
XD0
SSIS
CK0
SSIW
S0IR
Q_A
UDIO
SDA3
SCL3
32
1
654321
32
1
15
2627 22 21
7
16
4 5
37
3536
38
30
62429
10921 8
40
23
3433
1413
11
41
28
3132
20
1819
17
25
12
3
39
INBI
OU
TINO
UTIN
IN
IN
OUTOUT
IN
IN
IN
IN
IN
IN
IN
IN
OUT
OUT
OUT
OUT
OUTOUT
32
1MID
INNER
OUTER
ININ
32
1MID
INNER
OUTER
OUT
ININININ
654321
IN
OUT
OUT
EXP_AGND
JACKSNSAGNDMICBIASMICRMICGNDMICLINLPINLNDGNDDVDD
MCL
KLR
CLK_
ADV
DDS2
SDIN
SDO
UTBC
LKLR
CLK_
DIR
Q_Z
SDA
SCL
CPVDDC1P
CPGNDC1N
PVSSSVSS
HPRHPL
AVDDHGNDSNS
LOUT
RLO
UTL
LGND
SNS
REF
MBI
ASNR
EGPR
EGAU
XIN
LINE
IN2
LINE
IN1
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
LVDS Connector
LVDS Connector
Wed Feb 12 08:05:14 2014 PAGE 20 OF 26
CR-20 : @D012222_LIB.D012222_04(SCH_1):PAGE21
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
df14a-20p-1p25h
BOARD_VCC
100
100
100
100
100n
22K
10K
DNF
100n
3.3V
22K
R214
R213
R211
CN17
C100
C101
R204
R203
R202
R201
3B7<>
25C3> 25C3>
25C3> 25B3>
3B7<>
3B7<> 3B7<> P5_3_TXOUT2M
P5_7_TXOUT0MP5_6_TXOUT0P
P5_5_TXOUT1MP5_4_TXOUT1P_X
P5_2_TXOUT2P
P5_0_TXCLKOUTPP5_1_TXCLKOUTM
2221
2019181716151413121110987654321
FG[2]FG[1]
20191817161514131211
9876
2
5
1
3
10
4
IN
ININ
IN
ININ
ININ
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
TFT Panel / DV Input Multiplexing / PMOD
PMOD2
TYPE 2A (EXTENDED SPI)
PMOD1
TYPE 2A (EXTENDED SPI)
Wed Feb 12 08:05:09 2014 PAGE 21 OF 26
CR-21 : @D012222_LIB.D012222_04(SCH_1):PAGE22
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
BOARD_VCC
100n
IDTQS3VH16233PA
BOARD_VCC3.3V
100n
100n
1.0u
100n
1.0u
IDTQS3VH16233PA
DNF
200 20
0
200
200
22K
100n
100n
200
200
200
200
3.3VBOARD_VCC
200
22K
100n
3.3VBOARD_VCC
3.3VBOARD_VCC
200
200
200
100n
22K
3.3V
00
CN25
R341
R342
R333R2
00
C237
R339R3
37R335
C235
R81
R331
R329
R327
R325
R336
R340R3
38C238
C236
CN26
R111
R332
TP41
C223
C227
C225
C224
C226
C228
IC38
IC37
25A3>
24B6<> 24B6<>
24B6<> 24B6<>
8D5>
22B5<> 22D8<>
22D8<> 22D8<>
4D8<> 4D8<> 4D8<> 4C8<>
22E8<>
22E5<>
24B6<>
4E8<>
4E8<> 4E8<>
4E8<> 4E8<> 4D8<> 4D8<> 4D8<> 4C8<> 4C8<> 4C8<> 4C8<> 4C8<> 4C8<>
4C8<> 4C8<>
4C8<>
4C8<> 4C8<>
4C8<> 4C8<>
4C8<>
4D8<> 4D8<> 4D8<> 4D8<> 4D8<> 4D8<>
24D6> 21B6<> 24D6< 21C6<>
22E5<> 24D6> 21C6<
22E8<> 22E5<> 22E8<>
22E5> 22B2> 22E8> 22B2>
22E8> 22B2>
22D5<> 22B2<> 22B5<
22B2<> 22D5<> 22D8<> 22B5<>
22D8<> 22B5<>
24C6>
24C6<> 24C6<>
24C6<>
24C6<> 24C6<>
24D6<> 24C6<>
24C6<>
24C6<> 24C6<>
24C6<>
24C6<> 24C6<>
24C6<> 24C6<>
22D5<> 22B5<> 22D8<> 22B2<>
22D8<> 22B2<> 22D5<> 22B5<> 22D5<> 22B2<>
22D5<>
22D5<>
22D5<> 22D8<>
22E5<> 22E8<>
24C6<>
24B6<> 24C6<>
24B6<> 24B6<>
24B6<>
24B6<> 24B6<>
24B6<>
24B6<> 24B6<>
21F4>
25A3> 8B5>
24D6> 21E4>
24D6> 24D6< 21F4<
8B5> 25A9<> 25A6<>
25C6<
P11_15_MISO1P11_12_RSPCK1
P11_1_LCD0DATA6
P10_15_DV0DATA11_VIOD11
P10_12_DV0DATA8_VIOD8P10_11_DV0DATA7_VIOD7P10_10_DV0DATA6_VIOD6P10_9_DV0DATA5_VIOD5
PX1_EN0
P11_1_DV0DATA13_VIOD13P11_0_DV0DATA12_VIOD12
P10_14_DV0DATA10_VIOD10
P10_15_LCD0DATA8_DV0DATA11_VIOD11P11_0_LCD0DATA7_DV0DATA12_VIOD12P11_1_LCD0DATA6_DV0DATA13_VIOD13P11_2_LCD0DATA5_DV0DATA14_VIOD14
P11_0_LCD0DATA7
P10_14_LCD0DATA9P10_13_LCD0DATA10P10_12_LCD0DATA11P10_11_LCD0DATA12
P11_7_LCD0DATA0P11_6_LCD0DATA1P11_5_LCD0DATA2P11_4_LCD0DATA3P11_3_LCD0DATA4
P11_15_LCD0CLK_MISO1
P11_13_LCD0TCON1_SSL10P11_14_LCD0TCON0_MOSI1
P11_12_LCD0TCON2_RSPCK1P11_11_LCD0TCON3_DV0DATA23P11_10_LCD0TCON4_DV0DATA22P11_9_LCD0TCON5_DV0DATA21P11_8_LCD0TCON6_DV0DATA20P10_0_LCD0DATA23_DV0CLK_VIOCLKP10_1_LCD0DATA22_DV0VSYNC_VIOVDP10_2_LCD0DATA21_DV0HSYNC_VIOHDP10_3_LCD0DATA20_VIOFLDP10_4_LCD0DATA19_DV0DATA0_VIOD0P10_5_LCD0DATA18_DV0DATA1_VIOD1
P10_7_LCD0DATA16_DV0DATA3_VIOD3P10_6_LCD0DATA17_DV0DATA2_VIOD2
P10_8_LCD0DATA15_DV0DATA4_VIOD4
P10_10_LCD0DATA13_DV0DATA6_VIOD6P10_9_LCD0DATA14_DV0DATA5_VIOD5
P10_12_LCD0DATA11_DV0DATA8_VIOD8P10_11_LCD0DATA12_DV0DATA7_VIOD7
P10_13_LCD0DATA10_DV0DATA9_VIOD9P10_14_LCD0DATA9_DV0DATA10_VIOD10
P11_3_LCD0DATA4_DV0DATA15_VIOD15P11_4_LCD0DATA3_DV0DATA16P11_5_LCD0DATA2_DV0DATA17P11_6_LCD0DATA1_DV0DATA18P11_7_LCD0DATA0_DV0DATA19
P11_15_MISO1P11_14_MOSI1
P11_12_RSPCK1P11_11_DV0DATA23P11_10_DV0DATA22P11_9_DV0DATA21P11_8_DV0DATA20P10_0_DV0CLK_VIOCLKP10_1_DV0VSYNC_VIOVDP10_2_DV0HSYNC_VIOHDP10_3_VIOFLDP10_4_DV0DATA0_VIOD0P10_5_DV0DATA1_VIOD1P10_6_DV0DATA2_VIOD2P10_7_DV0DATA3_VIOD3
P11_15_LCD0CLKP11_14_LCD0TCON0P11_13_LCD0TCON1P11_12_LCD0TCON2P11_11_LCD0TCON3P11_10_LCD0TCON4P11_9_LCD0TCON5P11_8_LCD0TCON6P10_0_LCD0DATA23P10_1_LCD0DATA22P10_2_LCD0DATA21P10_3_LCD0DATA20P10_4_LCD0DATA19P10_5_LCD0DATA18P10_6_LCD0DATA17P10_7_LCD0DATA16
P10_8_DV0DATA4_VIOD4
P10_13_DV0DATA9_VIOD9
P11_3_DV0DATA15_VIOD15P11_2_DV0DATA14_VIOD14
P11_4_DV0DATA16
P11_6_DV0DATA18P11_5_DV0DATA17
P11_7_DV0DATA19
P10_8_LCD0DATA15
P10_10_LCD0DATA13P10_9_LCD0DATA14
P10_15_LCD0DATA8
P11_2_LCD0DATA5
P11_14_MOSI1PMOD1_CS
PMOD_PIN9PMOD1_RSTPMOD_INT
PMOD_PIN10
PMOD2_RSTPMOD2_CS
121110987
654321
121110987
654321
14314
2827
2930
4413
25332236193916421147850553256
26322335203817411246949652355
31243421371840154510487
514
541
4314
2827
2930
4413
25332236193916421147850553256
26322335203817411246949652355
31243421371840154510487
514
541
BIBIBIBIBI
IN
Pmod pin sequence
121110
987
654321
BI
BIBIIN
IN
BIBI
IN
IN
Pmod pin sequence
121110
987
654321
IN
BIBIBI
BIBI
BIBI
BI
BI
BI
BIBI
ININ
BIBIIN
BIBI
BI
BIBI
BI
BIBI
BI
BIBI
BIBIBIBIBIBIBIBIBIBI
BI
BIBI
BI
BI
(1-8)
(9-16)
H = A->BH
H=A->BL&BH
L = A->BL
L=SELx
SELx
TESTx
VCC=3.3V
TEST[2]TEST[1]
SEL[2]SEL[1]
VCC[2]VCC[1]
GND[2]GND[1]
BH[16]BH[15]BH[14]BH[13]BH[12]BH[11]BH[10]BH[9]BH[8]BH[7]BH[6]BH[5]BH[4]BH[3]BH[2]BH[1]
BL[16]BL[15]BL[14]BL[13]BL[12]BL[11]BL[10]BL[9]BL[8]BL[7]BL[6]BL[5]BL[4]BL[3]BL[2]BL[1]
A[16]A[15]A[14]A[13]A[12]A[11]A[10]A[9]A[8]A[7]A[6]A[5]A[4]A[3]A[2]A[1]
BIBI
BIBI
BIBI
BIBIBI
BI
BIBI
BIBI
BI
BIBI
BIBI
BIBIBI
BIBI
BIBIBI
BIBI
BI
BIBI
BIBI
BIBI
BIBI
BI
BI
BIBI
INOUT
OUT
BIBI
(1-8)
(9-16)
H = A->BH
H=A->BL&BH
L = A->BL
L=SELx
SELx
TESTx
VCC=3.3V
TEST[2]TEST[1]
SEL[2]SEL[1]
VCC[2]VCC[1]
GND[2]GND[1]
BH[16]BH[15]BH[14]BH[13]BH[12]BH[11]BH[10]BH[9]BH[8]BH[7]BH[6]BH[5]BH[4]BH[3]BH[2]BH[1]
BL[16]BL[15]BL[14]BL[13]BL[12]BL[11]BL[10]BL[9]BL[8]BL[7]BL[6]BL[5]BL[4]BL[3]BL[2]BL[1]
A[16]A[15]A[14]A[13]A[12]A[11]A[10]A[9]A[8]A[7]A[6]A[5]A[4]A[3]A[2]A[1]
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
CMOS Camera, DV Input
Fit a 0 Ohm resistor between 2 and 3 to enable reset by softwareFit a 0 Ohm resistor between 1 and 3 to enable reset from the reset switch
CR-22 : @D012222_LIB.D012222_04(SCH_1):PAGE23
Wed Feb 12 12:57:20 2014
Electronics Europe Ltd
RSK+RZA1
d012222_043.00 PAGE 22 OF 26
BOARD_VCC
DNF
100n
100n
100n
18
0
5.0V
BOARD_5V5.0V
3.3V
100n
BOARD_5V
DNF
3.3VBOARD_VCC
C322
R299
RB4
C323
C321
C319
CN41
CN40
21E4<
21C4<> 21C4<>
21C4<>
21E4<>
22B2> 21E4<
21E4<> 21E4<> 21B4<> 21B4<>
21C4<> 21C4<> 21C4<>
21E4< 22B2> 22B2>
21E4<>
21B4<> 21B4<>
24D7<>
23A7> 16D6>
25E5<>
24C6>
21E4<>
12E6<
22B5<> 22B5<>
21E4<> 21E4<> 22B2<>
15C2<
25E6> 21E4<
21C4<>
21C4<> 21C4<>
21E4<> 22D8<> 22D5<>
21C4<> 21C4<> 21C4<>
22D8<> 21E4<> 21C4<>
21C4<> 21C4<>
21E4<>
22D5<> 22D5<> 22D8<> 22D8<>
22D8<>
22D5<>
21E4<> 22B5<> 21E4<> 22B5<> 21C4<> 22B2<>
22B2<>
22B2<>
22B2<> 21C4<>
21C4<> 22B5<>
22D5<> 21E4<>
10D9> 21E4< 22E8>
24D7<> 22E5>
21E4< 22E8>
P11_9_DV0DATA21
P10_0_DV0CLK_VIOCLK
P11_6_DV0DATA18
P11_11_DV0DATA23
P10_1_DV0VSYNC_VIOVD
P10_7_DV0DATA3_VIOD3
P10_11_DV0DATA7_VIOD7
RESET2_N
P10_6_DV0DATA2_VIOD2
P10_2_DV0HSYNC_VIOHD
P10_1_DV0VSYNC_VIOVD
P10_0_DV0CLK_VIOCLK
P11_4_DV0DATA16P11_3_DV0DATA15_VIOD15P11_1_DV0DATA13_VIOD13 P11_2_DV0DATA14_VIOD14
P11_7_DV0DATA19
P10_3_VIOFLD
CAM_CLK
P10_2_DV0HSYNC_VIOHD
P10_10_DV0DATA6_VIOD6P10_8_DV0DATA4_VIOD4
P10_12_DV0DATA8_VIOD8P10_4_DV0DATA0_VIOD0
SCL0
P10_8_DV0DATA4_VIOD4
P11_10_DV0DATA22
P10_11_DV0DATA7_VIOD7P10_12_DV0DATA8_VIOD8P10_14_DV0DATA10_VIOD10
SDA0
P10_10_DV0DATA6_VIOD6
P10_5_DV0DATA1_VIOD1
P10_13_DV0DATA9_VIOD9
P11_8_DV0DATA20
P11_0_DV0DATA12_VIOD12
P10_13_DV0DATA9_VIOD9
P10_9_DV0DATA5_VIOD5
P10_5_DV0DATA1_VIOD1
P10_4_DV0DATA0_VIOD0P10_6_DV0DATA2_VIOD2
P10_9_DV0DATA5_VIOD5
P10_7_DV0DATA3_VIOD3
P10_15_DV0DATA11_VIOD11
P11_5_DV0DATA17
34
3
2
1
403938373635
333231302928272625242322212019181716151413121110987654321
2625242322212019181716151413121110987654321
IN
IN
40383634323028262422201816141210
8642
39373533312927252321191715131197531
BI
BIBI
BI
OUT
BIBIBIBI
BIBIBIBI
BI BI
OUT
BIBIBI
BI
OUT
BIBIBI
BIBIBIBI
INBI
BIBIBIBIBI
OUT
OUT
OUT
BIBIBIBIBI
26252423222120191817161514131211109
87654321
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Application Headers
Misc. Connector
CR-23 : @D012222_LIB.D012222_04(SCH_1):PAGE24
Wed Feb 12 08:05:21 2014
Electronics Europe Ltd
PAGE 23 OF 26 3.00
RSK+RZA1
d012222_04
DNF
DNF
DNF
DNF
header 50way
DNF
DNFDNF
CLH-112-F-D-BE
DNF
DNF
CLH-113-F-D-BE
DNF
header 26way
CON_5V5.0V
CON_3V33.3V
3.3VCON_AVCC
3.3V
3.3V
CON_AVCC3.3V
CON_5V5.0V
CON_3V33.3V
CON_AVREF
CON_AVSS
header 26way
CON_AVREF
Header 24way
DNF
Header 24way
ground_POWER
CLH-112-F-D-BE
CLH-125-F-D-BE
CLH-113-F-D-BE
JA3
JA6
JA5
JA1-B
JA2-B
CN15
JA3-B
JA5-B
JA6-B
JA2
JA1
25E9<>
7C7< 14C6> 14C6> 25E3<>
25C9<>
5A7>
6C7<> 5D7>
6C7<>
5B7>
5C7> 5C7>
6B7<>
5D7>
5D7>
5E7>
5F7>
5E7>
5D7>
5F7>
5F7>
16D6> 24C6> 12E6< 15C2< 22C5< 16B3> 10D4<
25E6<
25E5<
25B6<
25C9< 25D9>
25B9>
25D6<> 7B4> 7B4>
7B4<> 7B4<>
25E3<
7E4> 7E4>
7E4> 7D4>
7B7< 25C6> 14E6< 25D6> 14B6< 25E6< 25D6<
25B6< 7B7<
7B7< 15E1<>
7C7< 7B7< 25C6<
5D7>
5D7> 5D7>
6B7<>
6C7<> 6C7<>
6C7<>
6B7<> 5B7> 5B7> 5B7> 5B7> 5B7> 5B7> 5B7>
6C7<>
5C7> 5C7> 6D7<> 6D7<>
5C7>
6C7<>
7B7<> 25E3<> 25A6<>
10A9<
7B4<>
7A4<>
7B4<>
7B4<>
6C7<> 6C7<>
5B7>
5B7> 5B7> 5B7>
5A7>
15E1<>
25D9<>
5A7> 5B7>
7B4<>
6D7<>
7B4<> 7B4<> 7B4<>
5C7>
6D7<>
15A4<>
25B9<
5F7>
25E9<>
5C7> 5F4<
IRQ5
TIOC0A
CAN_CRX1CAN_CRX2
TIOC0B
BA16
BCKIO
IRQ1
P2_0_IO0
AN1ADTRG
BCS3
BCKIOBCKE
BD5
RXD1SCK1TXD1
BD5
IRQ2TCLKB
SCK0RXD0TXD0IRQ0
NMI
BA19BA17BD15BD13BD11
BA11
BA20
BA14
BA7BA5
BA9BA7
BA1BA3BA5
BA11
BRASBCASBWE0_DQMLLBWE1_DQMLUBCKEBWAIT
BA22BA21BA20BA19BA17BD15BD13BD11BD9
BWRBD7
BD3BD1BA15BA13
BA18
BD14BD12BD10BD8BCS1BRDBD6BD4BD2BD0BA14BA12BA10BA8BA6BA4BA2BA0
CAN_CRX1CAN_CRX2IRQ5
PWM2HPWM2GPWM2FPWM2E
TIOC0BTIOC0A
IRQ4CAN_CTX2CAN_CTX1AN6AN4
PWM2E
JA1_SCL3
P2_5_IO5P2_3_IO3
ADTRGAN1AN3
P2_1_IO1
P5B_10BA25BA24BA23
BD8
BA6
BA12
BD0
BD4
BD10
BD14
BA18
BWE1_DQMLU
BRD
BCAS
BD12
BCS1
BWE0_DQMLL
BD9
BWRBCS3
BRAS
BD7
RESET2_NNMIIRQ0
IRQ1RXD0TXD0
CON_EXTAL
SSL40RSPCK4
MISO4MOSI4
PWM2HPWM2F
PWM2G
IRQ4CAN_CTX2CAN_CTX1AN6AN4
P2_7_IO7
BA22
BA16
BD6
BD2
BA10BA8
BA4BA2BA0
BD3
BA9
BA15BA13
BD1
BA3BA1
SCK0
TIOC3ATIOC3D
ADPOTAN2
P2_2_IO2P2_4_IO4P2_6_IO6IRQ3
ADPOT_CNAN2
JA1_SDA3
P2_6_IO6P2_4_IO4P2_2_IO2P2_0_IO0
IRQ3
SCK1 RXD1
JA1_SDA3
TXD1
P2_3_IO3P2_5_IO5
JA1_SCL3
P2_7_IO7
AN3
P2_1_IO1 BWAIT
BA21
TIOC3DTIOC3A
RESET_N CON_EXTAL
TCLKBIRQ2
5049484746454443424140393837363534333231302928272625242322212019181716151413121110987654321
242322212019181716151413121110987654321
242322212019181716151413121110987654321
2625242322212019181716151413121110987654321 2625
242322212019181716151413121110987654321
87654321
5049484746454443424140393837363534333231302928272625242322212019181716151413121110987654321
242322212019181716151413121110987654321
242322212019181716151413121110987654321
2625242322212019181716151413121110987654321
2625242322212019181716151413121110987654321
OUT
BIBIBIBIBIBI
BIBI
BIBI
BIBI
OUT
BIBI
BI
BI
BIBI
BI
BI
BI
BI
BIBI
OUTOUT
BIBI
BIBI
BI
BIBI
OUT
OUTOUT
OUT
BIBI
BI
BI
BIBI
BI
INBI
OUTOUT 5049
484746454443424140383634323028262422201816141210
8642
39373533312927252321191715131197531
BIOUT
IN
2423222120191817161514131211109
87654321
2423222120191817161514131211109
87654321
OUT
ININ
BI
IN
OUT
ININ
OUTOUTIN
BI
OUTOUT
26252423222120191817161514131211109
87654321 2625
2423222120191817161514131211109
87654321
BI
IN
OUTOUT
BIOUT
OUTIN
OUTIN
87654321
BIBIBI
IN
IN
INOUT
BIIN
OUT
BI
BIBIBI
BI
INININ
BIINBIBIBI
ININ
BI
5049484746454443424140383634323028262422201816141210
8642
39373533312927252321191715131197531
2423222120191817161514131211109
87654321
2423222120191817161514131211109
87654321
26252423222120191817161514131211109
87654321
26252423222120191817161514131211109
87654321
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
TFT LCD Panel Connector
Wed Feb 12 08:05:12 2014 PAGE 24 OF 26
CR-24 : @D012222_LIB.D012222_04(SCH_1):PAGE25
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
Rubber Foot d=11.1mm/h=5mm black
Rubber Foot d=11.1mm/h=5mm black
Rubber Foot d=11.1mm/h=5mm black
Rubber Foot d=11.1mm/h=5mm black
DNF
100n
100n
2222222222222222222222
4K7
BOARD_5V5.0V
100n
100n
22K
4K7
BOARD_VCC3.3V
DNF
3.3VBOARD_VCC
MP4
MP3
MP2
MP1
R113
TP35
MR15
MR25MR24MR23MR22MR21MR20MR19MR18MR17MR16
R127
R126
CN44
C344
C345
C331
C261
21F4> 21C6<
21D4<> 21D4<> 21D4<> 21D4<>
21D4<> 21D4<> 21B4<> 21B4<>
21B4<> 21B4<> 21B4<> 21B4<> 21B4<>
21B4<> 21B4<> 21B4<> 21B4<> 21A4<>
21F4<
22C5< 15C2< 12E6<
25E6> 25E5<> 22B2<
21A4<> 21A4<>
21B4<>
21B4<>
21D4<>
21D4<> 21D4<>
21D4<> 21E4<> 21E4<> 21D4<> 21D4<>
21E4<>
22B5<>
23A7> 16D6>
21D4<> 25F3>
21C6<> 21B6<> 21E4> 25D9<
8D5> TFT_CS
P11_2_LCD0DATA5
P11_0_LCD0DATA7P10_15_LCD0DATA8P10_14_LCD0DATA9
RESET2_N
P10_3_LCD0DATA20P10_4_LCD0DATA19P10_5_LCD0DATA18P10_6_LCD0DATA17
P10_8_LCD0DATA15P10_9_LCD0DATA14P10_10_LCD0DATA13P10_11_LCD0DATA12P10_12_LCD0DATA11P10_13_LCD0DATA10
P11_1_LCD0DATA6
P11_3_LCD0DATA4P11_4_LCD0DATA3P11_5_LCD0DATA2P11_6_LCD0DATA1P11_7_LCD0DATA0
P11_13_LCD0TCON1
P10_7_LCD0DATA16
P10_2_LCD0DATA21P10_1_LCD0DATA22P10_0_LCD0DATA23
SCL0SDA0
P11_11_LCD0TCON3
P11_15_LCD0CLK
P11_10_LCD0TCON4
P11_12_LCD0TCON2
P11_14_LCD0TCON0P11_9_LCD0TCON5
BL_PWM_CTRLP11_8_LCD0TCON6
P11_14_MOSI1
TP_INTP11_12_RSPCK1
P11_15_MISO1
1
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5678
4321
5049484746454443424140393837363534333231302928272625242322212019181716151413121110987654321
IN
OUT
OUTIN
OUTIN
BIBIBIBIBIBIBI
OUTOUT
BIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBIBI
5049484746454443424140
38
36
34
32
30
28
26
24
22
20
18
16
14
12
10
8
6
4
2
39
37
35
33
31
29
27
25
23
21
19
17
15
13
11
9
7
5
3
1
BI
BI
BI
BIBI
BI
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Option Links
Mon Aug 18 13:13:26 2014 PAGE 25 OF 26
CR-25 : @D012222_LIB.D012222_04(SCH_1):PAGE26
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
0DNF
0DNF
0DNF
DNF
0
DNF
0
DNF
0
0
0
0
0
DNF
DNF0
0
0DNF
0
0DNF
0
DNF0
0
DNF0
0
0
0DNF
0
0
0
0DNF
0
0
0
0
0
0
0
0
DNF0
0
DNF0
0
0DNF
0DNF
0
DNF0
0
DNF0
DNF0
0
0DNF
0DNF
0
DNF0
0
DNF0
0
DNF0
0DNF
0
DNF0
0
DNF0
0
0DNF
0
DNF0
0
DNF0
DNF0
0
0DNF
0
R186
R106
R105
R18
R4
R159
R155
R168
R107
R104
R158
R378
R373
R304
R302
R372
R330
R278
R270
R207
R146
R115
R183
R182
R170
R169
R167
R432
R209
R208
R303
R301
R206
R307
R247
R305
R174
R173
R86
R163
R162
R347
R161
R144
R227
R171
R164
R181
R328
R326
R314
R306
R300
R290
R289
R384
R294
R293
R315
R313
R311
R309
R180
R179
R190
R178
R177
R176
R175
23A9<>
3B7<>
3B7<>
4C3<>
4C3<>
4C3<>
4C3<>
3B7<>
3B7<>
3B7<>
3D3<>
5F4<
19B3<>
8D2<
21B6<
10B6>
24D6<
8B2<>
19B3>
15C7<
14C6> 23E3<
14C6> 23E3<
12E1< 5F4<
5D4< 12B5<
15C7<>
4B8<>
3B3<>
3B3<>
3B3<>
5A1<
12A6<
23A7<
24D7<> 22B5<>
23A7<
24D7<> 22B2<
23E1<
15C2<>
23F6<>
12E1< 5D4<
12E1<
11F3<
20C3<
20C3<
11E1>
20C3<
12E6<
20C3<
3B3<>
3B3<>
3B3<>
3B3<>
8B2< 15F1<> 19B3<
8B2<> 8D2<> 15F1<>
21D6<
3B7<>
3B3<>
3B3<>
4C3<>
3B3<>
14B6< 23E1>
23E1<
23B3<
21B9<>
23E1> 14E6<
5D4< 12E1<
18D8>
23B7<
16B3>
3B3<>
3D3<>
23B1<
8E7>
23A9<>
5D2<> 5E4<
21C9<>
4C3<>
4C3<>
5D2<> 5E4<
23E3<> 15A4<>
16B6<>
23E1<>
12B5<>
11D5>
3C7<>
3C7<>
3C7<>
3C7<>
3C7<>
3C7<>
3D7<>
3D7<>
23A9<>
11D5<
23A9>
24D6<
11D5<>
23A9<
11D5<>
23D7<>
11D5<
23D7>
11D5<>
23D9<
18C8<
11D5<>
15C7>
11D5<>
21C9<>
IRQ_AUDIO
IRQ_PORTX
BL_PWM_CTRL
TIOC3A
WR_SDRAM
TIOC1B
RD_NOR
P7_4_CKE_TIOC1A
P5_6_TXOUT0P
P5_5_TXOUT1M_FCE
P5_7_TXOUT0M_SPDIF_OUT
P7_8_RD_TIOC3A
P5_9_ETMDC_CRX1
P7_2_RAS_CRX2
P7_5_WR_RD_TIOC1B
P5_6_TXOUT0P_SPDIF_IN
P5_4_TXOUT1P
P3_1_IRQ6
SPDIF_OUT
P1_12_AN4
PMOD2_CS
SCL3
ET_MDC
CAN_CRX2
CAN_CRX1
RAS_SDRAM
P9_2_SPBCLK_0_A0
P1_1_SDA0_IRQ1
P1_0_SCL0_IRQ0
P1_14_ETCOL_AN6
SPBCLK_0
A0
IRQ1
SDA0
IRQ0
SCL0
AN6
ET_COL
CKE_SDRAM
P5_7_TXOUT0M
P5_4_TXOUT1P_X
FCE_NAND
SPDIF_IN
P5_5_TXOUT1M
P1_6_SCL3
P1_7_SDA3
P1_5_SDA2
P1_4_SCL2
SDA3
PMOD1_CS
P1_8_AN0_IRQ2
P5_10_CTX1
P1_3_IRQ3_ADTRG
P7_3_CAS_CTX2
P5B_10
CAN_CTX1
ADTRG
AN4
CAN_CTX2
CAS_SDRAM
G1C_CTS
SW2
IRQ2
P3_7_TIOC3D_CS1
P1_15_AN7
TIOC3D
ADPOT
ADPOT_CN
CS1_EXT
PMOD_PIN10
P7_1_CS3_TIOC0B
P7_0_MD_BOOT2_TIOC0A
CS3_EXT
TIOC0B
LED0
TIOC0A
CS0_MDBOOT2
SD_CD_EXT
P4_8_SCK0_SDCDC0
P4_9_TXD0_SDWPC0
P4_10_RXD0_SDD1C0
P4_11_SCK1_SDD0C0
P4_15_IRQ7_SDD2C0
P4_13_RXD1_SDCMDC0
P4_14_IRQ6_SDD3C0
P4_12_TXD1_SDCLKC0
SD_WP_EXT
TXD0
TP_INT
SCK0
SD_D1_EXT
RXD0
SCK1
RXD1
SD_CMD_EXT
TXD1
SD_CLK_EXT
SD_D0_EXT
PMOD_PIN9
ET_IRQ
SD_D3_EXT
G1C_RTS
SD_D2_EXT
PMOD_INT IN
IN
IN
OUT
OUT
BI
BI
BI
BI
BI
OUT
OUT
BI
BI
BI
BI
BI
BI
OUT
OUT
OUT
IN
OUT
OUT
OUT
OUT
OUT
BI
BI
BI
BI
BI
BI
BI
BI
IN
OUT
IN
BI
BI
IN
OUT
OUT
BI
BI
BI
BI
BI
BI
OUT
BI
OUT
IN
BI
BI
BI
IN
BI
OUT
IN
BI
OUT
BI
BI
BI
IN
BI
IN
OUT
OUT
BI
BI
BI
BI
BI
BI
BI
BI
BI
IN
BI
BI
BI
BI
BI
OUT
IN
BI
BI
BI
OUT
BI
IN
IN
OUT
BI
BI
IN
IN
IN
OUT
OUT
OUT
BI
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Revision History
Description
Added 6 fiducials (TPx)
IC18 and IC22 changed from 74LVCH16244APAG to 74LVC16244APAG
Added R196 between pin 3 and 4 of CN14.
IC33 changed from SN74LVCH244A to SN74LVC244A
1st edition.
1
5
25
2617.02.2014
PageDate
2.00
3.00 818.08.2014
17
12.02.2014
1.00 06.11.2013 --
Rev
Added Change History page.
Address of Port Expander 2 (IC35) changed from 0x41 to 0x42.
R104 is fitted by default instead of R105. This selects Ethernet signal ET_MDC instead of CAN_CRX1.
Mon Aug 18 13:25:33 2014 PAGE 26 OF 26
CR-26 : @D012222_LIB.D012222_04(SCH_1):PAGE27
3.00 d012222_04
RSK+RZA1Electronics Europe Ltd
Size Document Number
A3
Title
Date:
1 2 3 4 5 6 7 8 9
1 2 3 4 5 6 7 8 9
F
E
D
C
B
A
F
E
D
C
B
A
Recommended