1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

Preview:

Citation preview

1Copyright © 2013 Elsevier Inc. All rights reserved.

Chapter 1

Embedded Computing

2Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.1 Major levels of abstraction in the design process.

3Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.2 Sample requirements form.

4Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.3 Block diagram for the moving map.

5Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.4 Hardware and software architectures for the moving map.

6Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.5 An object in UML notation.

7Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.6 A class in UML notation.

8Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.7 Derived classes as a form of generalization in UML.

9Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.8 Multiple inheritance in UML.

10Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.9 Links and associations.

11Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.10 A state and transition in UML.

12Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.11 Signal, call, and time-out events in UML.

13Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.12 A state machine specification in UML.

14Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.13 A sequence diagram in UML.

15Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.14 A model train control system.

16Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.15 Bit encoding in DCC.

17Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.16 Class diagram for the train controller commands.

18Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.17 UML collaboration diagram for major subsystems of the train controller system.

19Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.18 A UML class diagram for the train controller showing the composition of the subsystems.

20Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.19 Classes describing analog physical objects in the train control system.

21Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.20 Controlling motor speed by pulse-width modulation.

22Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.21 Class diagram for the panel and motor interface.

23Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.22 Class diagram for the Transmitter and Receiver.

24Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.23 Class diagram for the Formatter class.

25Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.24 Sequence diagram for transmitting a control input.

26Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.25 State diagram for the formatter operate behavior.

27Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.26 State diagram for the panel-activate behavior.

28Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.27 Class diagram for the Controller class.

29Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.28 State diagram for the Controller operate behavior.

30Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.29 Sequence diagram for a set-speed command received by the train.

31Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.30 Refined class diagram for the train controller commands.

32Copyright © 2013 Elsevier Inc. All rights reserved.

UN Figure1.1

33Copyright © 2013 Elsevier Inc. All rights reserved.

UN Figure1.2

Recommended