33
1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

Embed Size (px)

Citation preview

Page 1: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

1Copyright © 2013 Elsevier Inc. All rights reserved.

Chapter 1

Embedded Computing

Page 2: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

2Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.1 Major levels of abstraction in the design process.

Page 3: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

3Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.2 Sample requirements form.

Page 4: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

4Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.3 Block diagram for the moving map.

Page 5: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

5Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.4 Hardware and software architectures for the moving map.

Page 6: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

6Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.5 An object in UML notation.

Page 7: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

7Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.6 A class in UML notation.

Page 8: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

8Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.7 Derived classes as a form of generalization in UML.

Page 9: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

9Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.8 Multiple inheritance in UML.

Page 10: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

10Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.9 Links and associations.

Page 11: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

11Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.10 A state and transition in UML.

Page 12: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

12Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.11 Signal, call, and time-out events in UML.

Page 13: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

13Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.12 A state machine specification in UML.

Page 14: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

14Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.13 A sequence diagram in UML.

Page 15: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

15Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.14 A model train control system.

Page 16: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

16Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.15 Bit encoding in DCC.

Page 17: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

17Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.16 Class diagram for the train controller commands.

Page 18: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

18Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.17 UML collaboration diagram for major subsystems of the train controller system.

Page 19: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

19Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.18 A UML class diagram for the train controller showing the composition of the subsystems.

Page 20: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

20Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.19 Classes describing analog physical objects in the train control system.

Page 21: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

21Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.20 Controlling motor speed by pulse-width modulation.

Page 22: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

22Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.21 Class diagram for the panel and motor interface.

Page 23: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

23Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.22 Class diagram for the Transmitter and Receiver.

Page 24: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

24Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.23 Class diagram for the Formatter class.

Page 25: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

25Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.24 Sequence diagram for transmitting a control input.

Page 26: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

26Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.25 State diagram for the formatter operate behavior.

Page 27: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

27Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.26 State diagram for the panel-activate behavior.

Page 28: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

28Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.27 Class diagram for the Controller class.

Page 29: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

29Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.28 State diagram for the Controller operate behavior.

Page 30: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

30Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.29 Sequence diagram for a set-speed command received by the train.

Page 31: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

31Copyright © 2013 Elsevier Inc. All rights reserved.

Figure 1.30 Refined class diagram for the train controller commands.

Page 32: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

32Copyright © 2013 Elsevier Inc. All rights reserved.

UN Figure1.1

Page 33: 1 Copyright © 2013 Elsevier Inc. All rights reserved. Chapter 1 Embedded Computing

33Copyright © 2013 Elsevier Inc. All rights reserved.

UN Figure1.2