×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [rst reg q]
Documents
HDL Example 5-1 //-------------------------------------- //Description of D latch (See Fig.5-6) module D_latch (Q,D,control); output Q; input
222 views
Documents
Verilog. 2 Behavioral Description initial: is executed once at the beginning. always: is repeated until the end of simulation
215 views
Documents
HDL Example 5-1 //--------------------------------------
41 views
Documents
HDL Example 5-1 //--------------------------------------
45 views