×
Log in
Upload File
Most Popular
Art & Photos
Automotive
Business
Career
Design
Education
Hi-Tech
+ Browse for More
The top documents tagged [interconnect switch]
Technology
Electrical safety in photovoltaic plants
822 views
Documents
Leakage Efficient Chip-Level Dual-Vdd Assignment with Time Slack Allocation for FPGA Power Reduction Yan Lin and Lei He EE Department, UCLA Partially supported
218 views
Documents
ERD and Memory Architectures Paul Franzon Department of Electrical and Computer Engineering
[email protected]
919.515.7351
219 views
Documents
EULAG PARALLELIZATION AND DATA STRUCTURE Andrzej Wyszogrodzki NCAR
215 views
Documents
1 Leakage Power Analysis of a 90nm FPGA Authors: Tim Tuan (Xilinx), Bocheng Lai (UCLA) Presenter: Sang-Kyo Han (ECE, University of Maryland) Published
224 views
Documents
Simultaneous Time Slack Budgeting and Retiming for Dual-Vdd FPGA Power Reduction
34 views
Documents
Leakage Power Analysis of a 90nm FPGA
45 views