Transcript
  • Electronic Design and Solution Fair 2006

  • 2006126272 1-1-1

    106 JEITA Electronic Design Automation ConsortiumEDAC) DAFS) IEICE IPSJ JPCA)) Asia South Pacific Design Automation Conference (ASP-DAC) 2006

  • /EDA 3EDA EDA

  • 2006EDSF200665 65FPGA/PLD Design Conf.ASP-DAC

    EDSF

  • 20062WGWG/WGWeb

  • EDSF

  • Electronic Design and Solution Fair 2006

  • 2005

    200512728 2

    119(336)11,153

    ()

  • 2005

    116

  • EDSFair2005

  • EDSFair2005 ()

  • EDSFair2005 ()

  • EDSFair2005 ()

  • EDSFair2005 (

  • EDSFair2005 (

  • EDSFair2005 (

  • (92%

  • 1. 2. 3.

  • EDSFair2006

  • 12EDSFair

  • WEB

  • 1100:5

  • 11100100

  • ( 1) LSIASIC/ASSPMPU/MCU/DSPFPGA/PLD( 2) (EDA)LSIRTLRTLLSIDFT/BIST/ATPGDFMOPC/RET/PSM/LRC/TCADPCBPCBSiP( 3) OS( 4) LSILSIPCB( 5) IP( 6) ICECASE//( 7) IP( 8) WS/PC( 9) (10) (11) ()(12) PR

  • 1

    1 2kWVV 3 41 5 6

  • 1

    2

    3

  • FAXE-mail

  • 3,960mm3,960mm16 2,700mm 260,000

    5,940mm3,960mm24 2,700mm 320,000

    5,940mm4,950mm30 2,700mm 360,000

  • 4512

    2006126127 2 1030515 145

    145 3042,000 5063,000100 126,000

  • Electronic Design and Solution Fair 2006


Recommended