The 21st IEEE International Symposium on Field-Programmable Custom Computing Machines

April 28-30, 2013, Seattle, WashingtonConference Review

NUS Presentation Title 2006

Photos [1]

2

NUS Presentation Title 2006

Conference Overview• Venue: Seattle Marriott Waterfront• 8 sessions: 19 long presentation, 18 short presentations

cum poster, 13 posters• General Chair: Ken Eguro, Microsoft Research,

Program Chair: Miriam Leeser, Northeastern University• ~100 participants• 7 corporate sponsors:

3

NUS Presentation Title 2006

Technical Program• Day 1: Panel discussion on “Reconfigurable

Computing in the Era of Post-Silicon Scaling”, Pico Computing Workshop

• Day 2: 4 sessions (Data driven computing, hardware, applications and tools). Demo night banquet.

• Day 3: Solarflare University Programme. 4 sessions (Networking, arithmetic and more applications)

4

NUS Presentation Title 2006

Interesting Session Papers

• Escaping the Academic Sandbox: Realizing VPR Circuits on Xilinx Devices: Eddie Hung, Fatemeh Eslami, and Steven J. E. Wilton• VTR to Xilinx bitstream via XDL

• Open-Source Bitstream Generation: Ritesh Kumar Soni, Neil Steiner, and Matthew French• Embedded bitstream generation using micro-

bitstreams

5

NUS Presentation Title 2006

• PC Software-controlled FPGA via PCIe• Comprehensive C++ API• Hardware comprises of FPGA chip and memory buffer• Mode of computation: Streaming• Complex topologies up to PCIe limit: Daisy chaining,

point-to-point• Software-hardware co-simulation• Application: Migrating PC algorithms to FPGA, bitcoin

mining

6

NUS Presentation Title 2006

7

NUS Presentation Title 2006

• High throughput, low latency 10 GbE, achieved using kernel bypass for the network controller

• Applications: Kill switch for reversal of/erroneous financial market transactions

• Network filtering• Solarflare University Programme: Academic pricing for

hardware and tools, sponsorship for competitions

8

NUS Presentation Title 2006

9

NUS Presentation Title 2006

Demo Night Banquet• Microsoft: FPGA accelerated

pose-estimation from depth sensor

• MathWorks: MATLAB-HDL cosimulation & compilation

• Vector Logix: Hardware acceleration of matrix operation

• Paper exhibits: Low latency Ethernet FPGA server, use case: remote surgical operation

• FCCM 20: Best papers from the past 20 years

10

NUS Presentation Title 2006

Photos [2]

11

NUS Presentation Title 2006

Photos [3]

12

NUS Presentation Title 2006

More Details

13

http://x.co/fccmpanel http://x.co/fccmpaper