User's M

anual

SH7214 Group, SH7216 Group

User’s Manual: Hardware32

Rev.3.00 Mar 2011

Renesas 32-Bit RISC Microcomputer SuperHTM RISC engine family/SH7216 Series

www.renesas.com

The revision list summarizes the locations of revisions and additions. Details should always be checked by referring to the relevant text.

Page ii of xxxiv

Page iii of xxxiv

Notice

1. All information included in this document is current as of the date this document is issued. Such information, however, is

subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please

confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to

additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.

2. Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights

of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.

No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights

of Renesas Electronics or others.

3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.

4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of

semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software,

and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by

you or third parties arising from the use of these circuits, software, or information.

5. When exporting the products or technology described in this document, you should comply with the applicable export control

laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas

Electronics products or the technology described in this document for any purpose relating to military applications or use by

the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and

technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited

under any applicable domestic or foreign laws or regulations.

6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics

does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages

incurred by you resulting from errors in or omissions from the information included herein.

7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and

"Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as

indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular

application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior

written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for

which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way

liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an

application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written

consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise

expressly specified in a Renesas Electronics data sheets or data books, etc.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual

equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-

crime systems; safety equipment; and medical equipment not specifically designed for life support.

"Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or

systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare

intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.

8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics,

especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation

characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or

damages arising out of the use of Renesas Electronics products beyond such specified ranges.

9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have

specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further,

Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to

guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a

Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire

control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because

the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system

manufactured by you.

10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental

compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable

laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS

Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with

applicable laws and regulations.

11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas

Electronics.

12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this

document or Renesas Electronics products, or if you have any other inquiries.

(Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-

owned subsidiaries.

(Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

Page iv of xxxiv

General Precautions in the Handling of MPU/MCU Products

The following usage notes are applicable to all MPU/MCU products from Renesas. For detailed usage notes on the products covered by this manual, refer to the relevant sections of the manual. If the descriptions under General Precautions in the Handling of MPU/MCU Products and in the body of the manual differ from each other, the description in the body of the manual takes precedence.

1. Handling of Unused Pins Handle unused pins in accord with the directions given under Handling of Unused Pins in the manual. ⎯ The input pins of CMOS products are generally in the high-impedance state. In operation

with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible. Unused pins should be handled as described under Handling of Unused Pins in the manual.

2. Processing at Power-on The state of the product is undefined at the moment when power is supplied. ⎯ The states of internal circuits in the LSI are indeterminate and the states of register

settings and pins are undefined at the moment when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the moment when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the moment when power is supplied until the power reaches the level at which resetting has been specified.

3. Prohibition of Access to Reserved Addresses Access to reserved addresses is prohibited. ⎯ The reserved addresses are provided for the possible future expansion of functions. Do

not access these addresses; the correct operation of LSI is not guaranteed if they are accessed.

4. Clock Signals After applying a reset, only release the reset line after the operating clock signal has become stable. When switching the clock signal during program execution, wait until the target clock signal has stabilized. ⎯ When the clock signal is generated with an external resonator (or from an external

oscillator) during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Moreover, when switching to a clock signal produced with an external resonator (or by an external oscillator) while program execution is in progress, wait until the target clock signal is stable.

5. Differences between Products Before changing from one product to another, i.e. to one with a different part number, confirm that the change will not lead to problems. ⎯ The characteristics of MPU/MCU in the same group but having different part numbers may

differ because of the differences in internal memory capacity and layout pattern. When changing to products of different part numbers, implement a system-evaluation test for each of the products.

Page v of xxxiv

How to Use This Manual

1. Objective and Target Users

This manual was written to explain the hardware functions and electrical characteristics of this LSI to the target users, i.e. those who will be using this LSI in the design of application systems. Target users are expected to understand the fundamentals of electrical circuits, logic circuits, and microcomputers.

This manual is organized in the following items: an overview of the product, descriptions of the CPU, system control functions, and peripheral functions, electrical characteristics of the device, and usage notes.

When designing an application system that includes this LSI, take all points to note into account. Points to note are given in their contexts and at the final part of each section, and in the section giving usage notes.

The list of revisions is a summary of major points of revision or addition for earlier versions. It does not cover all revised items. For details on the revised points, see the actual locations in the manual.

The following documents have been prepared for the SH7214 and SH7216 Groups. Before using any of the documents, please visit our web site to verify that you have the most up-to-date available version of the document.

Document Type Contents Document Title Document No.

Data Sheet Overview of hardware and electrical characteristics

⎯ ⎯

User′s Manual: Hardware

Hardware specifications (pin assignments, memory maps, peripheral specifications, electrical characteristics, and timing charts) and descriptions of operation

SH7214 Group, SH7216 Group User′s Manual: Hardware

This user′s manual

User′s Manual: Software

Detailed descriptions of the CPU and instruction set

SH-2A, SH2A-FPU Software Manual

REJ09B0051

Application Note Examples of applications and sample programs

Renesas Technical Update

Preliminary report on the specifications of a product, document, etc.

The latest versions are available from our web site.

Page vi of xxxiv

2. Description of Numbers and Symbols

Aspects of the notations for register names, bit names, numbers, and symbolic names in this manual are explained below.

CMCSR indicates compare match generation, enables or disables interrupts, and selects the counter input clock. Generation of a WDTOVF signal or interrupt initializes the TCNT value to 0.

14.3 Operation

The style "register name"_"instance number" is used in cases where there is more than one instance of the same function or similar functions.[Example] CMCSR_0: Indicates the CMCSR register for the compare-match timer of channel 0.

In descriptions involving the names of bits and bit fields within this manual, the modules and registers to which the bits belong may be clarified by giving the names in the forms "module name"."register name"."bit name" or "register name"."bit name".

(1) Overall notation

(2) Register notation

Rev. 0.50, 10/04, page 416 of 914

14.2.2 Compare Match Control/Status Register_0, _1 (CMCSR_0, CMCSR_1)

14.3.1 Interval Count Operation

(4)

(3)

(2)

Binary numbers are given as B'nnnn (B' may be omitted if the number is obviously binary), hexadecimal numbers are given as H'nnnn or 0xnnnn, and decimal numbers are given as nnnn.[Examples] Binary: B'11 or 11 Hexadecimal: H'EFA0 or 0xEFA0 Decimal: 1234

(3) Number notation

An overbar on the name indicates that a signal or pin is active-low.[Example] WDTOVF

Note: The bit names and sentences in the above figure are examples and have nothing to dowith the contents of this manual.

(4) Notation for active-low

When an internal clock is selected with the CKS1 and CKS0 bits in CMCSR and the STR bit in CMSTR is set to 1, CMCNT starts incrementing using the selected clock. When the values in CMCNT and the compare match constant register (CMCOR) match, CMCNT is cleared to H'0000 and the CMF flag in CMCSR is set to 1. When the CKS1 and CKS0 bits are set to B'01 at this time, a f/4 clock is selected.

Page vii of xxxiv

3. Description of Registers

Each register description includes a bit chart, illustrating the arrangement of bits, and a table of bits, describing the meanings of the bit settings. The standard format and notation for bit charts and tables are described below.

Indicates the bit number or numbers.In the case of a 32-bit register, the bits are arranged in order from 31 to 0. In the caseof a 16-bit register, the bits are arranged in order from 15 to 0.

Indicates the name of the bit or bit field.When the number of bits has to be clearly indicated in the field, appropriate notation is included (e.g., ASID[3:0]).A reserved bit is indicated by "−".Certain kinds of bits, such as those of timer counters, are not assigned bit names. In such cases, the entry under Bit Name is blank.

(1) Bit

(2) Bit name

Indicates the value of each bit immediately after a power-on reset, i.e., the initial value.0: The initial value is 01: The initial value is 1−: The initial value is undefined

(3) Initial value

For each bit and bit field, this entry indicates whether the bit or field is readable or writable, or both writing to and reading from the bit or field are impossible.The notation is as follows:

R/W:R/(W):

R:

W:

The bit or field is readable and writable.The bit or field is readable and writable.However, writing is only performed to flag clearing.The bit or field is readable."R" is indicated for all reserved bits. When writing to the register, write the value under Initial Value in the bit chart to reserved bits or fields.The bit or field is writable.

Note: The bit names and sentences in the above figure are examples, and have nothing to do with the contents of thismanual.

(4) R/W

Describes the function of the bit or field and specifies the values for writing.(5) Description

Bit

15

13 to 11

10

9

0

All 0

0

0

1

R

R/W

R

R

Address IdentifierThese bits enable or disable the pin function.

ReservedThis bit is always read as 0.

ReservedThis bit is always read as 1.

−

ASID2 to ASID0

−

−

−

Bit Name Initial Value R/W Description

[Bit Chart]

[Table of Bits]

14

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0Bit:

Initial value:

R/W:

0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0

R/W R/W R/W R/W R/W R R R/W R/W R/W R/W R/W R/W R/W R/W R/W

⎯ ASID2 ⎯ ⎯ ⎯ ⎯ ⎯ ⎯ ACMP2Q IFE⎯ ASID1 ASID0 ACMP1 ACMP0

− 0 R

(1) (2) (3) (4) (5)

ReservedThese bits are always read as 0.

Page viii of xxxiv

4. Description of Abbreviations

The abbreviations used in this manual are listed below. • Abbreviations specific to this product Abbreviation Description

BSC Bus controller

CPG Clock pulse generator

DTC Data transfer controller

INTC Interrupt controller

SCI Serial communication interface

WDT Watchdog timer

• Abbreviations other than those listed above Abbreviation Description

ACIA Asynchronous communication interface adapter

bps Bits per second

CRC Cyclic redundancy check

DMA Direct memory access

DMAC Direct memory access controller

GSM Global System for Mobile Communications

Hi-Z High impedance

IEBus Inter Equipment Bus

I/O Input/output

IrDA Infrared Data Association

LSB Least significant bit

MSB Most significant bit

NC No connection

PLL Phase-locked loop

PWM Pulse width modulation

SFR Special function register

SIM Subscriber Identity Module

UART Universal asynchronous receiver/transmitter

VCO Voltage-controlled oscillator

All trademarks and registered trademarks are the property of their respective owners.

Page ix of xxxiv

Contents

Section 1 Overview................................................................................................1 1.1 Features................................................................................................................................. 1 1.2 Block Diagram.................................................................................................................... 10 1.3 Pin Assignment ................................................................................................................... 11 1.4 Pin Functions ...................................................................................................................... 13

Section 2 CPU......................................................................................................23 2.1 Data Formats....................................................................................................................... 23 2.2 Register Descriptions.......................................................................................................... 24

2.2.1 General Registers ................................................................................................ 24 2.2.2 Control Registers ................................................................................................ 25 2.2.3 System Registers................................................................................................. 27 2.2.4 Floating-Point Registers...................................................................................... 28 2.2.5 Floating-Point System Registers......................................................................... 29 2.2.6 Register Bank...................................................................................................... 32 2.2.7 Initial Values of Registers................................................................................... 32

2.3 Data Formats....................................................................................................................... 33 2.3.1 Data Format in Registers .................................................................................... 33 2.3.2 Data Formats in Memory .................................................................................... 33 2.3.3 Immediate Data Format ...................................................................................... 34

2.4 Instruction Features............................................................................................................. 35 2.4.1 RISC-Type Instruction Set.................................................................................. 35 2.4.2 Addressing Modes .............................................................................................. 39 2.4.3 Instruction Format............................................................................................... 44

2.5 Instruction Set ..................................................................................................................... 48 2.5.1 Instruction Set by Classification ......................................................................... 48 2.5.2 Data Transfer Instructions................................................................................... 55 2.5.3 Arithmetic Operation Instructions ...................................................................... 59 2.5.4 Logic Operation Instructions .............................................................................. 62 2.5.5 Shift Instructions................................................................................................. 63 2.5.6 Branch Instructions ............................................................................................. 64 2.5.7 System Control Instructions................................................................................ 66 2.5.8 Floating-Point Operation Instructions................................................................. 68 2.5.9 FPU-Related CPU Instructions ........................................................................... 70 2.5.10 Bit Manipulation Instructions ............................................................................. 70

2.6 Processing States................................................................................................................. 72

Page x of xxxiv

Section 3 MCU Operating Modes .......................................................................75 3.1 Selection of Operating Modes ............................................................................................ 75 3.2 Input/Output Pins................................................................................................................ 76 3.3 Operating Modes ................................................................................................................ 76

3.3.1 Mode 0 (MCU Extension Mode 0) ..................................................................... 76 3.3.2 Mode 1 (MCU Extension Mode 1) ..................................................................... 76 3.3.3 Mode 2 (MCU Extension Mode 2) ..................................................................... 76 3.3.4 Mode 3 (Single Chip Mode) ............................................................................... 76

3.4 Address Map....................................................................................................................... 77 3.5 Initial State in This LSI....................................................................................................... 80 3.6 Note on Changing Operating Mode.................................................................................... 80

Section 4 Clock Pulse Generator (CPG) .............................................................81 4.1 Features............................................................................................................................... 81 4.2 Input/Output Pins................................................................................................................ 85 4.3 Clock Operating Modes ...................................................................................................... 86 4.4 Register Descriptions.......................................................................................................... 90

4.4.1 Frequency Control Register (FRQCR) ............................................................... 90 4.4.2 MTU2S Clock Frequency Control Register (MCLKCR) ................................... 93 4.4.3 AD Clock Frequency Control Register (ACLKCR) ........................................... 94 4.4.4 Oscillation Stop Detection Control Register (OSCCR) ...................................... 95

4.5 Changing the Frequency ..................................................................................................... 96 4.6 Oscillator ............................................................................................................................ 97

4.6.1 Connecting Crystal Resonator ............................................................................ 97 4.6.2 External Clock Input Method.............................................................................. 98

4.7 Oscillation Stop Detection .................................................................................................. 99 4.8 USB Operating Clock (48 MHz) ...................................................................................... 100

4.8.1 Connecting a Ceramic Resonator...................................................................... 100 4.8.2 Input of an External 48-MHz Clock Signal ...................................................... 101 4.8.3 Handling of pins when a Ceramic Resonator is not Connected

(the Internal CPG is Selected or the USB is Not in Use) .................................. 102 4.9 Notes on Board Design ..................................................................................................... 103

4.9.1 Note on Using an External Crystal Resonator .................................................. 103

Section 5 Exception Handling ...........................................................................105 5.1 Overview .......................................................................................................................... 105

5.1.1 Types of Exception Handling and Priority ....................................................... 105 5.1.2 Exception Handling Operations........................................................................ 107 5.1.3 Exception Handling Vector Table .................................................................... 109

5.2 Resets................................................................................................................................ 111

Page xi of xxxiv

5.2.1 Types of Reset .................................................................................................. 111 5.2.2 Power-On Reset ................................................................................................ 112 5.2.3 Manual Reset .................................................................................................... 113

5.3 Address Errors .................................................................................................................. 115 5.3.1 Address Error Sources ...................................................................................... 115 5.3.2 Address Error Exception Handling ................................................................... 116

5.4 Register Bank Errors......................................................................................................... 117 5.4.1 Register Bank Error Sources............................................................................. 117 5.4.2 Register Bank Error Exception Handling ......................................................... 117

5.5 Interrupts........................................................................................................................... 118 5.5.1 Interrupt Sources............................................................................................... 118 5.5.2 Interrupt Priority Level ..................................................................................... 119 5.5.3 Interrupt Exception Handling ........................................................................... 120

5.6 Exceptions Triggered by Instructions ............................................................................... 121 5.6.1 Types of Exceptions Triggered by Instructions ................................................ 121 5.6.2 Trap Instructions ............................................................................................... 122 5.6.3 Slot Illegal Instructions ..................................................................................... 122 5.6.4 General Illegal Instructions............................................................................... 123 5.6.5 Integer Division Instructions............................................................................. 123 5.6.6 Floating Point Operation Instruction................................................................. 124

5.7 When Exception Sources Are Not Accepted .................................................................... 125 5.8 Stack Status after Exception Handling Ends..................................................................... 126 5.9 Usage Notes ...................................................................................................................... 128

5.9.1 Value of Stack Pointer (SP) .............................................................................. 128 5.9.2 Value of Vector Base Register (VBR) .............................................................. 128 5.9.3 Address Errors Caused by Stacking of Address Error Exception Handling ..... 128 5.9.4 Note When Changing Interrupt Mask Level (IMASK) of Status Register

(SR) in CPU ...................................................................................................... 128

Section 6 Interrupt Controller (INTC) ...............................................................129 6.1 Features............................................................................................................................. 129 6.2 Input/Output Pins.............................................................................................................. 131 6.3 Register Descriptions........................................................................................................ 132

6.3.1 Interrupt Priority Registers 01, 02, 05 to 19 IPR01, IPR02, IPR05 to IPR19) ....................................................................... 133

6.3.2 Interrupt Control Register 0 (ICR0).................................................................. 135 6.3.3 Interrupt Control Register 1 (ICR1).................................................................. 136 6.3.4 IRQ Interrupt Request Register (IRQRR)......................................................... 137 6.3.5 Bank Control Register (IBCR).......................................................................... 139 6.3.6 Bank Number Register (IBNR)......................................................................... 140 6.3.7 USB-DTC Transfer Interrupt Request Register (USDTENDRR) .................... 141

6.4 Interrupt Sources............................................................................................................... 143

Page xii of xxxiv

6.4.1 NMI Interrupt.................................................................................................... 143 6.4.2 User Break Interrupt ......................................................................................... 143 6.4.3 H-UDI Interrupt ................................................................................................ 143 6.4.4 IRQ Interrupts................................................................................................... 144 6.4.5 Memory Error Interrupt .................................................................................... 144 6.4.6 On-Chip Peripheral Module Interrupts ............................................................. 145

6.5 Interrupt Exception Handling Vector Table and Priority.................................................. 146 6.6 Operation .......................................................................................................................... 155

6.6.1 Interrupt Operation Sequence ........................................................................... 155 6.6.2 Stack after Interrupt Exception Handling ......................................................... 158

6.7 Interrupt Response Time................................................................................................... 159 6.8 Register Banks .................................................................................................................. 165

6.8.1 Banked Register and Input/Output of Banks .................................................... 166 6.8.2 Bank Save and Restore Operations................................................................... 166 6.8.3 Save and Restore Operations after Saving to All Banks................................... 168 6.8.4 Register Bank Exception .................................................................................. 169 6.8.5 Register Bank Error Exception Handling ......................................................... 169

6.9 Data Transfer with Interrupt Request Signals................................................................... 170 6.9.1 Handling Interrupt Request Signals as DTC Activating Sources

and CPU Interrupt Sources but Not as DMAC Activating Sources .................. 172 6.9.2 Handling Interrupt Request Signals as DMAC Activating Sources

but Not as CPU Interrupt Sources..................................................................... 172 6.9.3 Handling Interrupt Request Signals as DTC Activating Sources

but Not as CPU Interrupt Sources or DMAC Activating Sources .................... 172 6.9.4 Handling Interrupt Request Signals as CPU Interrupt Sources

but Not as DTC Activating Sources or DMAC Activating Sources ................. 173 6.10 Usage Notes ...................................................................................................................... 173

6.10.1 Timing to Clear an Interrupt Source ................................................................. 173 6.10.2 In Case the NMI Pin is not in Use .................................................................... 173 6.10.3 Negate Timing of IRQOUT .............................................................................. 173 6.10.4 Notes on Canceling Software Standby Mode with an IRQx Interrupt

Request.............................................................................................................. 174

Section 7 User Break Controller (UBC)............................................................175 7.1 Features............................................................................................................................. 175 7.2 Input/Output Pin ............................................................................................................... 177 7.3 Register Descriptions........................................................................................................ 178

7.3.1 Break Address Register_0 (BAR_0)................................................................. 179 7.3.2 Break Address Mask Register_0 (BAMR_0) ................................................... 180 7.3.3 Break Bus Cycle Register_0 (BBR_0).............................................................. 181 7.3.4 Break Address Register_1 (BAR_1)................................................................. 183 7.3.5 Break Address Mask Register_1 (BAMR_1) ................................................... 184

Page xiii of xxxiv

7.3.6 Break Bus Cycle Register_1 (BBR_1).............................................................. 185 7.3.7 Break Address Register_2 (BAR_2)................................................................. 187 7.3.8 Break Address Mask Register_2 (BAMR_2) ................................................... 188 7.3.9 Break Bus Cycle Register_2 (BBR_2).............................................................. 189 7.3.10 Break Address Register_3 (BAR_3)................................................................. 191 7.3.11 Break Address Mask Register_3 (BAMR_3) ................................................... 192 7.3.12 Break Bus Cycle Register_3 (BBR_3).............................................................. 193 7.3.13 Break Control Register (BRCR) ....................................................................... 195

7.4 Operation .......................................................................................................................... 199 7.4.1 Flow of the User Break Operation .................................................................... 199 7.4.2 Break on Instruction Fetch Cycle...................................................................... 200 7.4.3 Break on Data Access Cycle............................................................................. 201 7.4.4 Value of Saved Program Counter ..................................................................... 202 7.4.5 Usage Examples................................................................................................ 203

7.5 Interrupt Source ................................................................................................................ 205 7.6 Usage Notes ...................................................................................................................... 206

Section 8 Data Transfer Controller (DTC) ........................................................207 8.1 Features............................................................................................................................. 207 8.2 Register Descriptions........................................................................................................ 209

8.2.1 DTC Mode Register A (MRA) ......................................................................... 210 8.2.2 DTC Mode Register B (MRB).......................................................................... 211 8.2.3 DTC Source Address Register (SAR)............................................................... 212 8.2.4 DTC Destination Address Register (DAR)....................................................... 213 8.2.5 DTC Transfer Count Register A (CRA) ........................................................... 214 8.2.6 DTC Transfer Count Register B (CRB)............................................................ 215 8.2.7 DTC Enable Registers A to E (DTCERA to DTCERE) ................................... 216 8.2.8 DTC Control Register (DTCCR) ...................................................................... 217 8.2.9 DTC Vector Base Register (DTCVBR)............................................................ 218 8.2.10 Bus Function Extending Register (BSCEHR) .................................................. 219

8.3 Activation Sources............................................................................................................ 219 8.4 Location of Transfer Information and DTC Vector Table ................................................ 219 8.5 Operation .......................................................................................................................... 224

8.5.1 Transfer Information Read Skip Function ........................................................ 229 8.5.2 Transfer Information Write-Back Skip Function .............................................. 230 8.5.3 Normal Transfer Mode ..................................................................................... 230 8.5.4 Repeat Transfer Mode....................................................................................... 231 8.5.5 Block Transfer Mode ........................................................................................ 233 8.5.6 Chain Transfer .................................................................................................. 234 8.5.7 Operation Timing.............................................................................................. 236 8.5.8 Number of DTC Execution Cycles ................................................................... 239 8.5.9 DTC Bus Release Timing ................................................................................. 242

Page xiv of xxxiv

8.5.10 DTC Activation Priority Order ......................................................................... 244 8.6 DTC Activation by Interrupt............................................................................................. 246 8.7 Examples of Use of the DTC............................................................................................ 247

8.7.1 Normal Transfer Mode ..................................................................................... 247 8.7.2 Chain Transfer when Transfer Counter = 0 ...................................................... 248

8.8 Interrupt Sources............................................................................................................... 249 8.9 Usage Notes ...................................................................................................................... 249

8.9.1 Module Standby Mode Setting ......................................................................... 249 8.9.2 On-Chip RAM .................................................................................................. 250 8.9.3 DTCE Bit Setting.............................................................................................. 250 8.9.4 Chain Transfer .................................................................................................. 250 8.9.5 Transfer Information Start Address, Source Address, and Destination

Address ............................................................................................................. 250 8.9.6 Access to DTC Registers through DTC............................................................ 250 8.9.7 Notes on IRQ Interrupt as DTC Activation Source .......................................... 250 8.9.8 Note on SCI or SCIF as DTC Activation Sources ............................................ 251 8.9.9 Clearing Interrupt Source Flag.......................................................................... 251 8.9.10 Conflict between NMI Interrupt and DTC Activation...................................... 251 8.9.11 Note on USB as DTC Activation Sources ........................................................ 251 8.9.12 Operation when a DTC Activation Request has been Cancelled...................... 251 8.9.13 Note on Writing to DTCER .............................................................................. 251

Section 9 Bus State Controller (BSC) ...............................................................253 9.1 Features............................................................................................................................. 253 9.2 Input/Output Pins.............................................................................................................. 256 9.3 Area Overview.................................................................................................................. 257

9.3.1 Address Map..................................................................................................... 257 9.3.2 Setting Operating Modes .................................................................................. 260

9.4 Register Descriptions........................................................................................................ 261 9.4.1 Common Control Register (CMNCR) .............................................................. 262 9.4.2 CSn Space Bus Control Register (CSnBCR) (n = 0 to 7) ................................. 265 9.4.3 CSn Space Wait Control Register (CSnWCR) (n = 0 to 7) .............................. 270 9.4.4 SDRAM Control Register (SDCR)................................................................... 299 9.4.5 Refresh Timer Control/Status Register (RTCSR)............................................. 303 9.4.6 Refresh Timer Counter (RTCNT)..................................................................... 305 9.4.7 Refresh Time Constant Register (RTCOR) ...................................................... 306 9.4.8 Bus Function Extending Register (BSCEHR) .................................................. 307

9.5 Operation .......................................................................................................................... 310 9.5.1 Endian/Access Size and Data Alignment.......................................................... 310 9.5.2 Normal Space Interface .................................................................................... 314 9.5.3 Access Wait Control ......................................................................................... 319 9.5.4 CSn Assert Period Expansion ........................................................................... 321

Page xv of xxxiv

9.5.5 MPX-I/O Interface............................................................................................ 322 9.5.6 SDRAM Interface ............................................................................................. 326 9.5.7 Burst ROM (Clock Asynchronous) Interface ................................................... 368 9.5.8 SRAM Interface with Byte Selection................................................................ 370 9.5.9 Burst ROM (Clock Synchronous) Interface...................................................... 374 9.5.10 Wait between Access Cycles ............................................................................ 375 9.5.11 Bus Arbitration ................................................................................................. 383 9.5.12 Others................................................................................................................ 385

9.6 Interrupt Source ................................................................................................................ 389 9.7 Usage Note........................................................................................................................ 390

9.7.1 Note on Connection of External LSI Circuits such as SDRAMs and ASICs.... 390

Section 10 Direct Memory Access Controller (DMAC) ...................................391 10.1 Features............................................................................................................................. 391 10.2 Input/Output Pins.............................................................................................................. 393 10.3 Register Descriptions........................................................................................................ 394

10.3.1 DMA Source Address Registers (SAR)............................................................ 399 10.3.2 DMA Destination Address Registers (DAR).................................................... 400 10.3.3 DMA Transfer Count Registers (DMATCR) ................................................... 401 10.3.4 DMA Channel Control Registers (CHCR) ....................................................... 402 10.3.5 DMA Reload Source Address Registers (RSAR)............................................. 410 10.3.6 DMA Reload Destination Address Registers (RDAR) ..................................... 411 10.3.7 DMA Reload Transfer Count Registers (RDMATCR)..................................... 412 10.3.8 DMA Operation Register (DMAOR) ............................................................... 413 10.3.9 DMA Extension Resource Selectors 0 to 3 (DMARS0 to DMARS3).............. 417

10.4 Operation .......................................................................................................................... 419 10.4.1 Transfer Flow.................................................................................................... 419 10.4.2 DMA Transfer Requests ................................................................................... 421 10.4.3 Channel Priority................................................................................................ 425 10.4.4 DMA Transfer Types........................................................................................ 428 10.4.5 Number of Bus Cycles and DREQ Pin Sampling Timing ................................ 437

10.5 Interrupt Sources............................................................................................................... 441 10.5.1 Interrupt Sources and Priority Order................................................................. 441

10.6 Usage Notes ...................................................................................................................... 443 10.6.1 Setting of the Half-End Flag and the Half-End Interrupt.................................. 443 10.6.2 Timing of DACK and TEND Outputs .............................................................. 443 10.6.3 CHCR Setting ................................................................................................... 443 10.6.4 Note on Activation of Multiple Channels ......................................................... 443 10.6.5 Note on Transfer Request Input ........................................................................ 443 10.6.6 Conflict between NMI Interrupt and DMAC Activation .................................. 444 10.6.7 Number of On-Chip RAM Access Cycles from DMAC .................................. 444

Page xvi of xxxiv

Section 11 Multi-Function Timer Pulse Unit 2 (MTU2)...................................445 11.1 Features............................................................................................................................. 445 11.2 Input/Output Pins.............................................................................................................. 451 11.3 Register Descriptions........................................................................................................ 452

11.3.1 Timer Control Register (TCR).......................................................................... 456 11.3.2 Timer Mode Register (TMDR)......................................................................... 460 11.3.3 Timer I/O Control Register (TIOR).................................................................. 463 11.3.4 Timer Compare Match Clear Register (TCNTCMPCLR)................................ 482 11.3.5 Timer Interrupt Enable Register (TIER)........................................................... 483 11.3.6 Timer Status Register (TSR)............................................................................. 488 11.3.7 Timer Buffer Operation Transfer Mode Register (TBTM)............................... 495 11.3.8 Timer Input Capture Control Register (TICCR)............................................... 497 11.3.9 Timer Synchronous Clear Register S (TSYCRS) ............................................. 498 11.3.10 Timer A/D Converter Start Request Control Register (TADCR) ..................... 500 11.3.11 Timer A/D Converter Start Request Cycle Set Registers

(TADCORA_4 and TADCORB_4) .................................................................. 503 11.3.12 Timer A/D Converter Start Request Cycle Set Buffer Registers

(TADCOBRA_4 and TADCOBRB_4)............................................................. 503 11.3.13 Timer Counter (TCNT)..................................................................................... 504 11.3.14 Timer General Register (TGR) ......................................................................... 504 11.3.15 Timer Start Register (TSTR) ............................................................................ 505 11.3.16 Timer Synchronous Register (TSYR)............................................................... 507 11.3.17 Timer Counter Synchronous Start Register (TCSYSTR) ................................. 509 11.3.18 Timer Read/Write Enable Register (TRWER) ................................................. 512 11.3.19 Timer Output Master Enable Register (TOER) ................................................ 513 11.3.20 Timer Output Control Register 1 (TOCR1)...................................................... 514 11.3.21 Timer Output Control Register 2 (TOCR2)...................................................... 517 11.3.22 Timer Output Level Buffer Register (TOLBR) ................................................ 520 11.3.23 Timer Gate Control Register (TGCR) .............................................................. 521 11.3.24 Timer Subcounter (TCNTS) ............................................................................. 523 11.3.25 Timer Dead Time Data Register (TDDR)......................................................... 524 11.3.26 Timer Cycle Data Register (TCDR) ................................................................. 524 11.3.27 Timer Cycle Buffer Register (TCBR)............................................................... 525 11.3.28 Timer Interrupt Skipping Set Register (TITCR)............................................... 525 11.3.29 Timer Interrupt Skipping Counter (TITCNT)................................................... 527 11.3.30 Timer Buffer Transfer Set Register (TBTER) .................................................. 528 11.3.31 Timer Dead Time Enable Register (TDER) ..................................................... 530 11.3.32 Timer Waveform Control Register (TWCR) .................................................... 531 11.3.33 Bus Master Interface......................................................................................... 533

11.4 Operation .......................................................................................................................... 534 11.4.1 Basic Functions................................................................................................. 534 11.4.2 Synchronous Operation..................................................................................... 540

Page xvii of xxxiv

11.4.3 Buffer Operation ............................................................................................... 542 11.4.4 Cascaded Operation .......................................................................................... 546 11.4.5 PWM Modes ..................................................................................................... 551 11.4.6 Phase Counting Mode....................................................................................... 556 11.4.7 Reset-Synchronized PWM Mode...................................................................... 563 11.4.8 Complementary PWM Mode............................................................................ 566 11.4.9 A/D Converter Start Request Delaying Function.............................................. 608 11.4.10 MTU2-MTU2S Synchronous Operation........................................................... 613 11.4.11 External Pulse Width Measurement.................................................................. 619 11.4.12 Dead Time Compensation................................................................................. 620 11.4.13 TCNT Capture at Crest and/or Trough in Complementary PWM Operation ... 623

11.5 Interrupt Sources............................................................................................................... 624 11.5.1 Interrupt Sources and Priorities......................................................................... 624 11.5.2 DMAC and DTC Activation............................................................................. 626 11.5.3 A/D Converter Activation................................................................................. 627

11.6 Operation Timing.............................................................................................................. 629 11.6.1 Input/Output Timing ......................................................................................... 629 11.6.2 Interrupt Signal Timing..................................................................................... 636

11.7 Usage Notes ...................................................................................................................... 642 11.7.1 Module Standby Mode Setting ......................................................................... 642 11.7.2 Input Clock Restrictions ................................................................................... 642 11.7.3 Caution on Period Setting ................................................................................. 643 11.7.4 Contention between TCNT Write and Clear Operations.................................. 643 11.7.5 Contention between TCNT Write and Increment Operations........................... 644 11.7.6 Contention between TGR Write and Compare Match ...................................... 645 11.7.7 Contention between Buffer Register Write and Compare Match ..................... 646 11.7.8 Contention between Buffer Register Write and TCNT Clear ........................... 647 11.7.9 Contention between TGR Read and Input Capture........................................... 648 11.7.10 Contention between TGR Write and Input Capture.......................................... 649 11.7.11 Contention between Buffer Register Write and Input Capture ......................... 650 11.7.12 TCNT2 Write and Overflow/Underflow Contention in Cascade

Connection ........................................................................................................ 650 11.7.13 Counter Value during Complementary PWM Mode Stop ................................ 652 11.7.14 Buffer Operation Setting in Complementary PWM Mode ............................... 652 11.7.15 Reset Sync PWM Mode Buffer Operation and Compare Match Flag .............. 653 11.7.16 Overflow Flags in Reset Synchronous PWM Mode ......................................... 654 11.7.17 Contention between Overflow/Underflow and Counter Clearing..................... 655 11.7.18 Contention between TCNT Write and Overflow/Underflow............................ 656 11.7.19 Cautions on Transition from Normal Operation or PWM Mode 1 to

Reset-Synchronized PWM Mode...................................................................... 656 11.7.20 Output Level in Complementary PWM Mode and Reset-Synchronized

PWM Mode....................................................................................................... 657

Page xviii of xxxiv

11.7.21 Interrupts in Module Standby Mode ................................................................. 657 11.7.22 Simultaneous Capture of TCNT_1 and TCNT_2 in Cascade Connection........ 657 11.7.23 Note on Output Waveform Control at Synchronous Counter Clearing in

Complementary PWM Mode ............................................................................ 658 11.8 MTU2 Output Pin Initialization........................................................................................ 660

11.8.1 Operating Modes .............................................................................................. 660 11.8.2 Reset Start Operation ........................................................................................ 660 11.8.3 Operation in Case of Re-Setting Due to Error during Operation, etc. .............. 661 11.8.4 Overview of Initialization Procedures and Mode Transitions in Case of

Error during Operation, etc. .............................................................................. 662

Section 12 Multi-Function Timer Pulse Unit 2S (MTU2S) ..............................693 12.1 Input/Output Pins.............................................................................................................. 696 12.2 Register Descriptions........................................................................................................ 697

Section 13 Port Output Enable 2 (POE2) ..........................................................701 13.1 Features............................................................................................................................. 701 13.2 Input/Output Pins.............................................................................................................. 703 13.3 Register Descriptions........................................................................................................ 705

13.3.1 Input Level Control/Status Register 1 (ICSR1) ................................................ 706 13.3.2 Output Level Control/Status Register 1 (OCSR1) ............................................ 710 13.3.3 Input Level Control/Status Register 2 (ICSR2) ................................................ 711 13.3.4 Output Level Control/Status Register 2 (OCSR2) ............................................ 712 13.3.5 Input Level Control/Status Register 3 (ICSR3) ................................................ 714 13.3.6 Software Port Output Enable Register (SPOER) .............................................. 716 13.3.7 Port Output Enable Control Register 1 (POECR1)........................................... 717 13.3.8 Port Output Enable Control Register 2 (POECR2)........................................... 719

13.4 Operation .......................................................................................................................... 725 13.4.1 Input Level Detection Operation ...................................................................... 726 13.4.2 Output-Level Compare Operation .................................................................... 728 13.4.3 Release from High-Impedance State ................................................................ 728

13.5 Interrupts........................................................................................................................... 729 13.6 Usage Notes ...................................................................................................................... 730

13.6.1 Pins States when the Watchdog Timer has Issued a Power-on Reset ............... 730 13.6.2 Input Pins.......................................................................................................... 730

Section 14 Compare Match Timer (CMT) ........................................................731 14.1 Features............................................................................................................................. 731 14.2 Register Descriptions........................................................................................................ 732

14.2.1 Compare Match Timer Start Register (CMSTR) .............................................. 733 14.2.2 Compare Match Timer Control/Status Register (CMCSR) .............................. 734

Page xix of xxxiv

14.2.3 Compare Match Counter (CMCNT) ................................................................. 736 14.2.4 Compare Match Constant Register (CMCOR) ................................................. 736

14.3 Operation .......................................................................................................................... 737 14.3.1 Interval Count Operation .................................................................................. 737 14.3.2 CMCNT Count Timing..................................................................................... 737

14.4 Interrupts........................................................................................................................... 738 14.4.1 Interrupt Sources and DTC/DMAC Transfer Requests .................................... 738 14.4.2 Timing of Compare Match Flag Setting ........................................................... 739 14.4.3 Timing of Compare Match Flag Clearing......................................................... 739

14.5 Usage Notes ...................................................................................................................... 740 14.5.1 Conflict between Write and Compare-Match Processes of CMCNT ............... 740 14.5.2 Conflict between Word-Write and Count-Up Processes of CMCNT ............... 741 14.5.3 Conflict between Byte-Write and Count-Up Processes of CMCNT................. 742 14.5.4 Compare Match between CMCNT and CMCOR ............................................. 742

Section 15 Watchdog Timer (WDT)..................................................................743 15.1 Features............................................................................................................................. 743 15.2 Input/Output Pin ............................................................................................................... 744 15.3 Register Descriptions........................................................................................................ 745

15.3.1 Watchdog Timer Counter (WTCNT)................................................................ 745 15.3.2 Watchdog Timer Control/Status Register (WTCSR)........................................ 746 15.3.3 Watchdog Reset Control/Status Register (WRCSR) ........................................ 748 15.3.4 Notes on Register Access.................................................................................. 749

15.4 WDT Usage ...................................................................................................................... 751 15.4.1 Canceling Software Standby Mode................................................................... 751 15.4.2 Using Watchdog Timer Mode........................................................................... 751 15.4.3 Using Interval Timer Mode .............................................................................. 753

15.5 Interrupt Sources............................................................................................................... 754 15.6 Usage Notes ...................................................................................................................... 755

15.6.1 Timer Variation................................................................................................. 755 15.6.2 Prohibition against Setting H'FF to WTCNT.................................................... 755 15.6.3 System Reset by WDTOVF Signal................................................................... 755 15.6.4 Manual Reset in Watchdog Timer Mode.......................................................... 756 15.6.5 Connection of the WDTOVF Pin...................................................................... 756

Section 16 Serial Communication Interface (SCI) ............................................757 16.1 Features............................................................................................................................. 757 16.2 Input/Output Pins.............................................................................................................. 759 16.3 Register Descriptions........................................................................................................ 760

16.3.1 Receive Shift Register (SCRSR)....................................................................... 761 16.3.2 Receive Data Register (SCRDR) ...................................................................... 761

Page xx of xxxiv

16.3.3 Transmit Shift Register (SCTSR) ..................................................................... 762 16.3.4 Transmit Data Register (SCTDR)..................................................................... 762 16.3.5 Serial Mode Register (SCSMR)........................................................................ 762 16.3.6 Serial Control Register (SCSCR)...................................................................... 766 16.3.7 Serial Status Register (SCSSR) ........................................................................ 769 16.3.8 Serial Port Register (SCSPTR) ......................................................................... 775 16.3.9 Serial Direction Control Register (SCSDCR)................................................... 777 16.3.10 Bit Rate Register (SCBRR) .............................................................................. 778

16.4 Operation .......................................................................................................................... 789 16.4.1 Overview .......................................................................................................... 789 16.4.2 Operation in Asynchronous Mode .................................................................... 791 16.4.3 Clock Synchronous Mode................................................................................. 802 16.4.4 Multiprocessor Communication Function ........................................................ 811 16.4.5 Multiprocessor Serial Data Transmission ......................................................... 813 16.4.6 Multiprocessor Serial Data Reception .............................................................. 814

16.5 SCI Interrupt Sources and DTC........................................................................................ 817 16.6 Serial Port Register (SCSPTR) and SCI Pins ................................................................... 818 16.7 Usage Notes ...................................................................................................................... 820

16.7.1 SCTDR Writing and TDRE Flag...................................................................... 820 16.7.2 Multiple Receive Error Occurrence .................................................................. 820 16.7.3 Break Detection and Processing ....................................................................... 821 16.7.4 Sending a Break Signal..................................................................................... 821 16.7.5 Receive Data Sampling Timing and Receive Margin

(Asynchronous Mode)....................................................................................... 821 16.7.6 Note on Using DTC .......................................................................................... 823 16.7.7 Note on Using External Clock in Clock Synchronous Mode............................ 823 16.7.8 Module Standby Mode Setting ......................................................................... 823

Section 17 Serial Communication Interface with FIFO (SCIF)........................825 17.1 Features............................................................................................................................. 825 17.2 Input/Output Pins.............................................................................................................. 827 17.3 Register Descriptions........................................................................................................ 827

17.3.1 Receive Shift Register (SCRSR) ...................................................................... 828 17.3.2 Receive FIFO Data Register (SCFRDR) .......................................................... 828 17.3.3 Transmit Shift Register (SCTSR) ..................................................................... 829 17.3.4 Transmit FIFO Data Register (SCFTDR)......................................................... 829 17.3.5 Serial Mode Register (SCSMR)........................................................................ 830 17.3.6 Serial Control Register (SCSCR)...................................................................... 833 17.3.7 Serial Status Register (SCFSR) ........................................................................ 837 17.3.8 Bit Rate Register (SCBRR) .............................................................................. 845 17.3.9 FIFO Control Register (SCFCR) ...................................................................... 852 17.3.10 FIFO Data Count Register (SCFDR)................................................................ 854

Page xxi of xxxiv

17.3.11 Serial Port Register (SCSPTR) ......................................................................... 855 17.3.12 Line Status Register (SCLSR) .......................................................................... 856 17.3.13 Serial Extended Mode Register (SCSEMR) ..................................................... 858

17.4 Operation .......................................................................................................................... 859 17.4.1 Overview........................................................................................................... 859 17.4.2 Operation in Asynchronous Mode .................................................................... 861 17.4.3 Operation in Clocked Synchronous Mode ........................................................ 871

17.5 SCIF Interrupts ................................................................................................................. 880 17.6 Usage Notes ...................................................................................................................... 881

17.6.1 SCFTDR Writing and TDFE Flag .................................................................... 881 17.6.2 SCFRDR Reading and RDF Flag ..................................................................... 881 17.6.3 Restriction on DMAC and DTC Usage ............................................................ 882 17.6.4 Break Detection and Processing ....................................................................... 882 17.6.5 Sending a Break Signal..................................................................................... 882 17.6.6 Receive Data Sampling Timing and Receive Margin

(Asynchronous Mode)....................................................................................... 883 17.6.7 FER Flag and PER Flag of Serial Status Register (SCFSR)............................. 884

Section 18 Renesas Serial Peripheral Interface (RSPI) .....................................885 18.1 Features............................................................................................................................. 885

18.1.1 Internal Block Diagram..................................................................................... 887 18.2 Input/Output Pins.............................................................................................................. 889 18.3 Register Descriptions........................................................................................................ 890

18.3.1 RSPI Control Register (SPCR) ......................................................................... 891 18.3.2 RSPI Slave Select Polarity Register (SSLP)..................................................... 894 18.3.3 RSPI Pin Control Register (SPPCR)................................................................. 895 18.3.4 RSPI Status Register (SPSR) ............................................................................ 896 18.3.5 RSPI Data Register (SPDR).............................................................................. 901 18.3.6 RSPI Sequence Control Register (SPSCR)....................................................... 903 18.3.7 RSPI Sequence Status Register (SPSSR).......................................................... 904 18.3.8 RSPI Bit Rate Register (SPBR) ........................................................................ 906 18.3.9 RSPI Data Control Register (SPDCR).............................................................. 907 18.3.10 RSPI Clock Delay Register (SPCKD) .............................................................. 911 18.3.11 SPI Slave Select Negation Delay Register (SSLND)........................................ 912 18.3.12 RSPI Next-Access Delay Register (SPND) ...................................................... 913 18.3.13 RSPI Command Register (SPCMD) ................................................................. 914

18.4 Operation .......................................................................................................................... 919 18.4.1 Overview of RSPI Operations........................................................................... 919 18.4.2 Controlling RSPI Pins....................................................................................... 921 18.4.3 RSPI System Configuration Example............................................................... 923 18.4.4 Transfer Format ................................................................................................ 932 18.4.5 Data Format ...................................................................................................... 935

Page xxii of xxxiv

18.4.6 Transmit Buffer Empty/Receive Buffer Full Flags........................................... 941 18.4.7 Error Detection ................................................................................................. 943 18.4.8 Initializing RSPI ............................................................................................... 948 18.4.9 SPI Operation.................................................................................................... 949 18.4.10 Clock Synchronous Operation .......................................................................... 961 18.4.11 Error Processing................................................................................................ 968 18.4.12 Loopback Mode ................................................................................................ 970 18.4.13 Interrupt Request .............................................................................................. 971

18.5 Usage Notes ...................................................................................................................... 972 18.5.1 DTC Block Transfer ......................................................................................... 972 18.5.2 DMAC Burst Transfer ...................................................................................... 972 18.5.3 Reading Receive Data....................................................................................... 972 18.5.4 DTC/DMAC and Mode Fault Error.................................................................. 972 18.5.5 Usage of the RSPI Output Pins as Open Drain Outputs ................................... 972

Section 19 I2C Bus Interface 3 (IIC3)................................................................973 19.1 Features............................................................................................................................. 973 19.2 Input/Output Pins.............................................................................................................. 975 19.3 Register Descriptions........................................................................................................ 976

19.3.1 I2C Bus Control Register 1 (ICCR1)................................................................. 977 19.3.2 I2C Bus Control Register 2 (ICCR2)................................................................. 980 19.3.3 I2C Bus Mode Register (ICMR)........................................................................ 982 19.3.4 I2C Bus Interrupt Enable Register (ICIER)....................................................... 984 19.3.5 I2C Bus Status Register (ICSR)......................................................................... 986 19.3.6 Slave Address Register (SAR).......................................................................... 989 19.3.7 I2C Bus Transmit Data Register (ICDRT) ........................................................ 989 19.3.8 I2C Bus Receive Data Register (ICDRR).......................................................... 990 19.3.9 I2C Bus Shift Register (ICDRS)........................................................................ 990 19.3.10 NF2CYC Register (NF2CYC).......................................................................... 991

19.4 Operation .......................................................................................................................... 992 19.4.1 I2C Bus Format.................................................................................................. 992 19.4.2 Master Transmit Operation............................................................................... 993 19.4.3 Master Receive Operation ................................................................................ 995 19.4.4 Slave Transmit Operation ................................................................................. 997 19.4.5 Slave Receive Operation................................................................................. 1000 19.4.6 Clocked Synchronous Serial Format .............................................................. 1002 19.4.7 Noise Filter ..................................................................................................... 1005 19.4.8 Using the IICRST Bit to Reset I2C Bus Interface 3 ........................................ 1006 19.4.9 Example of Use............................................................................................... 1007

19.5 Interrupt Requests ........................................................................................................... 1011 19.6 Data Transfer Using DTC............................................................................................... 1012 19.7 Bit Synchronous Circuit.................................................................................................. 1013

Page xxiii of xxxiv

19.8 Usage Notes .................................................................................................................... 1015 19.8.1 Setting for Multi-Master Operation ................................................................ 1015 19.8.2 Note on Master Receive Mode........................................................................ 1015 19.8.3 Note on Setting ACKBT in Master Receive Mode......................................... 1015 19.8.4 Note on the States of Bits MST and TRN when Arbitration Is Lost............... 1016 19.8.5 Access to ICE and IICRST Bits during I2C Bus Operations ........................... 1016 19.8.6 Using the IICRST Bit to Initialize the Registers............................................. 1017 19.8.7 Operation of I2C Bus Interface 3 while ICE = 0 ............................................. 1017 19.8.8 Note on Master Transmit Mode ...................................................................... 1017

Section 20 A/D Converter (ADC)....................................................................1019 20.1 Features........................................................................................................................... 1019 20.2 Input/Output Pins............................................................................................................ 1021 20.3 Register Descriptions...................................................................................................... 1022

20.3.1 A/D Control Registers 0 and 1 (ADCR_0 and ADCR_1)............................... 1023 20.3.2 A/D Status Registers 0 to 1 (ADSR_0 and ADSR_1) .................................... 1026 20.3.3 A/D Start Trigger Select Registers 0 and 1

(ADSTRGR_0 and ADSTRGR_1) ................................................................. 1027 20.3.4 A/D Analog Input Channel Select Registers 0 and 1

(ADANSR_0 and ADANSR_1)...................................................................... 1029 20.3.5 A/D Bypass Control Registers 0 and 1

(ADBYPSCR_0 and ADBYPSCR_1) ............................................................ 1030 20.3.6 A/D Data Registers 0 to 7 (ADDR0 to ADDR7) ............................................ 1031

20.4 Operation ........................................................................................................................ 1032 20.4.1 Single-Cycle Scan Mode................................................................................. 1032 20.4.2 Continuous Scan Mode................................................................................... 1035 20.4.3 Input Sampling and A/D Conversion Time .................................................... 1038 20.4.4 A/D Converter Activation by MTU2 and MTU2S ......................................... 1040 20.4.5 External Trigger Input Timing........................................................................ 1040 20.4.6 Example of ADDR Auto-Clear Function........................................................ 1041

20.5 Interrupt Sources and DMAC or DTC Transfer Requests .............................................. 1043 20.6 Definitions of A/D Conversion Accuracy....................................................................... 1044 20.7 Usage Notes .................................................................................................................... 1046

20.7.1 Analog Input Voltage Range .......................................................................... 1046 20.7.2 Relationship between AVcc, AVss and VccQ, Vss ........................................ 1046 20.7.3 Range of AVREF Pin Settings........................................................................ 1046 20.7.4 Notes on Board Design ................................................................................... 1046 20.7.5 Notes on Noise Countermeasures ................................................................... 1047 20.7.6 Permissible Signal Source Impedance ............................................................ 1047 20.7.7 Influences on Absolute Precision.................................................................... 1048 20.7.8 Notes when Two A/D Modules Run Simultaneously ..................................... 1048

Page xxiv of xxxiv

Section 21 Controller Area Network (RCAN-ET)..........................................1051 21.1 Summary......................................................................................................................... 1051

21.1.1 Overview ........................................................................................................ 1051 21.1.2 Scope .............................................................................................................. 1051 21.1.3 Audienc