17
Layout INVERTER by An Huynh

[Report] Layout Inv Anhuynh

Embed Size (px)

Citation preview

Page 1: [Report] Layout Inv Anhuynh

Layout INVERTERby An Huynh

Page 2: [Report] Layout Inv Anhuynh

Uniquify

Content

+ Learn about MOS structure with layout view.

+ Learn about Wafer process.

+ Layout Inverter.

+ Check DRC

+ Check LVS.

+ Minimum cell height

+ Create and check Boundary.

Page 3: [Report] Layout Inv Anhuynh

Uniquify

Mos with layout view

Nmos

PO

N+ N+ P+

M1 M1 M1

bulk

Page 4: [Report] Layout Inv Anhuynh

Uniquify

Mos with layout view

Page 5: [Report] Layout Inv Anhuynh

Uniquify

Fabrication Steps of Inverter

Page 6: [Report] Layout Inv Anhuynh

Uniquify

Fabrication Steps of Inverter

Page 7: [Report] Layout Inv Anhuynh

Uniquify

Fabrication Steps of Inverter

Page 8: [Report] Layout Inv Anhuynh

Uniquify

Lab 1Layout for Inverter

Page 9: [Report] Layout Inv Anhuynh

Uniquify

Schematic view of INV

Parameter:+ Nmos: 100n/30n+ Pmos: 180n/30n

Page 10: [Report] Layout Inv Anhuynh

Uniquify

Layout view of INV

Using nch_mac and pch_mac to design INV.

nch_mac

pch_mac

Page 11: [Report] Layout Inv Anhuynh

Uniquify

Layout view of INV

Page 12: [Report] Layout Inv Anhuynh

Uniquify

Check DRC of INV

Pass: DRC

Page 13: [Report] Layout Inv Anhuynh

Uniquify

Check LVS of INV

Pass: LVS

Page 14: [Report] Layout Inv Anhuynh

Uniquify

Minimun Cell Hight

+ Using Design manual to optimize INV.+ Cell hight: 1.445

Page 15: [Report] Layout Inv Anhuynh

Uniquify

Create and Check Boundary

Format: 1 2

1 212 1 22 1

Page 16: [Report] Layout Inv Anhuynh

Uniquify

Create and Check Boundary

Boundary pass DRC

Page 17: [Report] Layout Inv Anhuynh

Uniquify

Thank you Thank you !