Performed by: Yulia TurovskiLior Bar Lev

Instructor: Mony Orbach

High speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

הטכניון - מכון טכנולוגי לישראל

הפקולטה להנדסת חשמל

Technion - Israel institute of technologydepartment of Electrical Engineering

Project Specification PresentationSubject:

High-Speed Communication Channel(s)Switch

Winter semester 20101

AbstractHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

2

Motivation: •High-speed communication between devices.•Utilizing high frequency achievable with new hardware.•Demand for reliable communication

Goal: •Design & implementation of high speed communication switch.•Use of advanced communication protocols.•Connect between as many devices as possible.•Best transmission rate possible.

System descriptionHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

3

•Switch properties: •peer-to-peer connection to each device.•Acts as receiver and transmitter.•route data between peers.•Bidirectional connection (Lanes).•Transmission using packets.•Usage of data link protocols.•Efficient routing of packets.

SpecificationHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

• Transfer rate of up to 2.5GBit/s• Use of Altera Stratix-II Signal Integrity Development Kit• Ports:

•Up to 6 bidirectional transmission ports to endpoints

• Altera Quartus• Modelsim

4

Hardware

Software

Switch Network LayersHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

6

•Peer-to-peer connection.

•Device A - endpoint.

•Device B - switch.

•Switch performs at transaction level.

Data Link Level ProtocolsHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

7

•Transmitter sends the data packet (i.e. “request”)

•Receiver answers with an ACK/NAK DLL packet.

•Every connection has its own DLL communication: •ACK/NAKs don’t propagate through the switch.•Improves propagation delay.

System Block DiagramHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

5

Port IPort IIPort IIIPort IV

Memory Route mapper

Rec

eive

r

Tra

nsm

itte

r

ConfigPort

DL

L

Packet Description (1)High speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

8

•Communication using Transaction Layer Packets: •Data•header (with address)•CRC

•DLL adds #MSG and error correction bits.

•Physical layer adds start and end bits to identify packet.

Packet Description (2)High speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

8

•ACK/NAK messages to track communication and resend packets.•ACK/NAK packets traditionally don’t contain data •Don’t involve transaction layer

•Alternate option: include ACK/NAK messages in regular data messages•Better utilization•But not much (small packets)

•Physical layer adds start and end bits.

Verification EnvironmentHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

8

•Use 2 devices•One acts as switch•Other as network components

•Simulator sends packets•Verifies routing•Error checks

Project ScheduleHigh speed digital systems laboratoryהמעבדה למערכות ספרתיות מהירות

8

Tasks 25-31.10 1-7.11 8-14.11 15-21.11 22-28.11 29.11-5.12

6-12.12 13-19.12 20-26.12

Background studies

Specification presentation

Protocol definition

Physical layer details

Learning the environment

Routing Details

Detailed block diagram

Mid Presentation