Upload
others
View
22
Download
0
Embed Size (px)
Citation preview
PCI Local BusSpecification
Revision 2.2
December 18, 1998
Revision 2.2
ii
REVISION REVISION HISTORY DATE
1.0 Original issue 6/22/92
2.0 Incorporated connector and expansion board specification 4/30/93
2.1 Incorporated clarifications and added 66 MHz chapter 6/1/95
2.2 Incorporated ECNs and improved readability 12/18/98
7KH3&,6SHFLDO,QWHUHVW*URXSGLVFODLPVDOOZDUUDQWLHVDQGOLDELOLW\IRUWKHXVHRIWKLVGRFXPHQWDQGWKHLQIRUPDWLRQFRQWDLQHGKHUHLQDQGDVVXPHVQRUHVSRQVLELOLW\IRUDQ\HUURUVWKDWPD\DSSHDULQ WKLV GRFXPHQW QRU GRHV WKH 3&, 6SHFLDO ,QWHUHVW *URXS PDNH D FRPPLWPHQW WR XSGDWH WKHLQIRUPDWLRQFRQWDLQHGKHUHLQ
&RQWDFWWKH3&,6SHFLDO,QWHUHVW*URXSRIILFHWRREWDLQWKHODWHVWUHYLVLRQRIWKHVSHFLILFDWLRQ
4XHVWLRQVUHJDUGLQJWKH3&,VSHFLILFDWLRQRUPHPEHUVKLSLQWKH3&,6SHFLDO,QWHUHVW*URXSPD\EHIRUZDUGHGWR
3&,6SHFLDO,QWHUHVW*URXS1(.DWKU\Q+LOOVERUR2UHJRQ3KRQH ,QVLGHWKH86
2XWVLGHWKH86)D[ HPDLO SFLVLJ#SFLVLJFRPhttp://www.pcisig.com
',6&/$,0(5
7KLV3&,/RFDO%XV6SHFLILFDWLRQLVSURYLGHGDVLVZLWKQRZDUUDQWLHVZKDWVRHYHULQFOXGLQJDQ\ZDUUDQW\RIPHUFKDQWDELOLW\QRQLQIULQJHPHQWILWQHVVIRUDQ\SDUWLFXODUSXUSRVHRUDQ\ZDUUDQW\RWKHUZLVHDULVLQJRXWRIDQ\SURSRVDOVSHFLILFDWLRQRUVDPSOH7KH3&,6,*GLVFODLPVDOOOLDELOLW\IRULQIULQJHPHQWRISURSULHWDU\ULJKWVUHODWLQJWRXVHRILQIRUPDWLRQLQWKLVVSHFLILFDWLRQ1ROLFHQVHH[SUHVVRULPSOLHGE\HVWRSSHORURWKHUZLVHWRDQ\LQWHOOHFWXDOSURSHUW\ULJKWVLVJUDQWHGKHUHLQ
$/3+$LVDUHJLVWHUHGWUDGHPDUNRI'LJLWDO(TXLSPHQW&RUSRUDWLRQ
)LUH:LUHLVDWUDGHPDUNRI$SSOH&RPSXWHU,QF
7RNHQ5LQJDQG9*$DUHWUDGHPDUNVDQG36,%00LFUR&KDQQHO26DQG3&$7DUHUHJLVWHUHGWUDGHPDUNVRI,%0&RUSRUDWLRQ
:LQGRZV06'26DQG0LFURVRIWDUHUHJLVWHUHGWUDGHPDUNVRI0LFURVRIW&RUSRUDWLRQ
7ULVWDWHLVDUHJLVWHUHGWUDGHPDUNRI1DWLRQDO6HPLFRQGXFWRU
1X%XVLVDWUDGHPDUNRI7H[DV,QVWUXPHQWV
(WKHUQHWLVDUHJLVWHUHGWUDGHPDUNRI;HUR[&RUSRUDWLRQ
$OORWKHUSURGXFWQDPHVDUHWUDGHPDUNVUHJLVWHUHGWUDGHPDUNVRUVHUYLFHPDUNVRIWKHLUUHVSHFWLYHRZQHUV
Copyright © 1992, 1993, 1995, 1998 PCI Special Interest Group
Revision 2.2
iii
ContentsChapter 1 Introduction
1.1. Specification Contents............................................................................................................ 1
1.2. Motivation .............................................................................................................................. 1
1.3. PCI Local Bus Applications ................................................................................................... 2
1.4. PCI Local Bus Overview........................................................................................................ 3
1.5. PCI Local Bus Features and Benefits ..................................................................................... 4
1.6. Administration ........................................................................................................................ 6
Chapter 2 Signal Definition
2.1. Signal Type Definition ........................................................................................................... 8
2.2. Pin Functional Groups ............................................................................................................ 8
2.2.1. System Pins ..................................................................................................................... 8
2.2.2. Address and Data Pins..................................................................................................... 9
2.2.3. Interface Control Pins.................................................................................................... 10
2.2.4. Arbitration Pins (Bus Masters Only) ............................................................................. 11
2.2.5. Error Reporting Pins...................................................................................................... 12
2.2.6. Interrupt Pins (Optional) ............................................................................................... 13
2.2.7. Additional Signals ......................................................................................................... 15
2.2.8. 64-Bit Bus Extension Pins (Optional) ........................................................................... 17
2.2.9. JTAG/Boundary Scan Pins (Optional) .......................................................................... 18
2.3. Sideband Signals .................................................................................................................. 19
2.4. Central Resource Functions.................................................................................................. 19
Revision 2.2
iv
Chapter 3 Bus Operation
3.1. Bus Commands..................................................................................................................... 21
3.1.1. Command Definition ..................................................................................................... 21
3.1.2. Command Usage Rules ................................................................................................. 23
3.2. PCI Protocol Fundamentals .................................................................................................. 26
3.2.1. Basic Transfer Control .................................................................................................. 26
3.2.2. Addressing ..................................................................................................................... 273.2.2.1. I/O Space Decoding................................................................................................ 283.2.2.2. Memory Space Decoding ....................................................................................... 283.2.2.3. Configuration Space Decoding............................................................................... 30
3.2.3. Byte Lane and Byte Enable Usage ................................................................................ 38
3.2.4. Bus Driving and Turnaround......................................................................................... 39
3.2.5. Transaction Ordering and Posting ................................................................................. 403.2.5.1. Transaction Ordering and Posting for Simple Devices .......................................... 413.2.5.2. Transaction Ordering and Posting for Bridges ....................................................... 42
3.2.6. Combining, Merging, and Collapsing ........................................................................... 44
3.3. Bus Transactions .................................................................................................................. 46
3.3.1. Read Transaction ........................................................................................................... 47
3.3.2. Write Transaction .......................................................................................................... 48
3.3.3. Transaction Termination ............................................................................................... 493.3.3.1. Master Initiated Termination .................................................................................. 493.3.3.2. Target Initiated Termination .................................................................................. 523.3.3.3. Delayed Transactions ............................................................................................. 61
3.4. Arbitration ............................................................................................................................ 68
3.4.1. Arbitration Signaling Protocol ...................................................................................... 70
3.4.2. Fast Back-to-Back Transactions.................................................................................... 72
3.4.3. Arbitration Parking ........................................................................................................ 74
3.5. Latency ................................................................................................................................. 75
3.5.1. Target Latency............................................................................................................... 753.5.1.1. Target Initial Latency ............................................................................................. 753.5.1.2. Target Subsequent Latency .................................................................................... 77
Revision 2.2
v
3.5.2. Master Data Latency...................................................................................................... 78
3.5.3. Memory Write Maximum Completion Time Limit ...................................................... 78
3.5.4. Arbitration Latency ....................................................................................................... 793.5.4.1. Bandwidth and Latency Considerations ................................................................. 803.5.4.2. Determining Arbitration Latency ........................................................................... 823.5.4.3. Determining Buffer Requirements ......................................................................... 87
3.6. Other Bus Operations ........................................................................................................... 88
3.6.1. Device Selection ............................................................................................................ 88
3.6.2. Special Cycle ................................................................................................................. 90
3.6.3. Address/Data Stepping .................................................................................................. 91
3.6.4. Interrupt Acknowledge .................................................................................................. 93
3.7. Error Functions ..................................................................................................................... 93
3.7.1. Parity Generation........................................................................................................... 94
3.7.2. Parity Checking ............................................................................................................. 95
3.7.3. Address Parity Errors .................................................................................................... 95
3.7.4. Error Reporting.............................................................................................................. 953.7.4.1. Data Parity Error Signaling on PERR# .................................................................. 963.7.4.2. Other Error Signaling on SERR# ........................................................................... 973.7.4.3. Master Data Parity Error Status Bit ........................................................................ 983.7.4.4. Detected Parity Error Status Bit ............................................................................. 98
3.7.5. Delayed Transactions and Data Parity Errors ............................................................... 98
3.7.6. Error Recovery .............................................................................................................. 99
3.8. 64-Bit Bus Extension.......................................................................................................... 100
3.8.1. Determining Bus Width During System Initialization ................................................ 104
3.9. 64-bit Addressing ............................................................................................................... 105
3.10. Special Design Considerations ......................................................................................... 108
Revision 2.2
vi
Chapter 4 Electrical Specification
4.1. Overview ............................................................................................................................ 113
4.1.1. 5V to 3.3V Transition Road Map ................................................................................ 113
4.1.2. Dynamic vs. Static Drive Specification ...................................................................... 115
4.2. Component Specification ................................................................................................... 115
4.2.1. 5V Signaling Environment .......................................................................................... 1174.2.1.1. DC Specifications ................................................................................................. 1174.2.1.2. AC Specifications ................................................................................................. 1184.2.1.3. Maximum AC Ratings and Device Protection ..................................................... 120
4.2.2. 3.3V Signaling Environment ....................................................................................... 1224.2.2.1. DC Specifications ................................................................................................. 1224.2.2.2. AC Specifications ................................................................................................. 1234.2.2.3. Maximum AC Ratings and Device Protection ..................................................... 125
4.2.3. Timing Specification ................................................................................................... 1264.2.3.1. Clock Specification .............................................................................................. 1264.2.3.2. Timing Parameters................................................................................................ 1284.2.3.3. Measurement and Test Conditions ....................................................................... 129
4.2.4. Indeterminate Inputs and Metastability ....................................................................... 130
4.2.5. Vendor Provided Specification.................................................................................... 131
4.2.6. Pinout Recommendation ............................................................................................. 131
4.3. System (Motherboard) Specification.................................................................................. 132
4.3.1. Clock Skew.................................................................................................................. 132
4.3.2. Reset ............................................................................................................................ 133
4.3.3. Pull-ups........................................................................................................................ 136
4.3.4. Power ........................................................................................................................... 1374.3.4.1. Power Requirements............................................................................................. 1374.3.4.2. Sequencing............................................................................................................ 1374.3.4.3. Decoupling............................................................................................................ 138
4.3.5. System Timing Budget ................................................................................................ 138
4.3.6. Physical Requirements ................................................................................................ 1414.3.6.1. Routing and Layout Recommendations for Four-Layer Motherboards ............... 1414.3.6.2. Motherboard Impedance....................................................................................... 141
Revision 2.2
vii
4.3.7. Connector Pin Assignments ........................................................................................ 142
4.4. Expansion Board Specification .......................................................................................... 146
4.4.1. Board Pin Assignment ................................................................................................. 146
4.4.2. Power Requirements.................................................................................................... 1504.4.2.1. Decoupling............................................................................................................ 1504.4.2.2. Power Consumption ............................................................................................. 150
4.4.3. Physical Requirements ................................................................................................ 1514.4.3.1. Trace Length Limits ............................................................................................. 1514.4.3.2. Routing Recommendations for Four-Layer Expansion Boards ........................... 1524.4.3.3. Impedance............................................................................................................. 1524.4.3.4. Signal Loading...................................................................................................... 152
Chapter 5 Mechanical Specification
5.1. Overview ............................................................................................................................ 153
5.2. Expansion Card Physical Dimensions and Tolerances ...................................................... 154
5.2.1. Connector Physical Description .................................................................................. 1685.2.1.1. Connector Physical Requirements........................................................................ 1765.2.1.2. Connector Performance Specification .................................................................. 177
5.2.2. Planar Implementation ................................................................................................ 178
Chapter 6 Configuration Space
6.1. Configuration Space Organization ..................................................................................... 190
6.2. Configuration Space Functions .......................................................................................... 192
6.2.1. Device Identification ................................................................................................... 192
6.2.2. Device Control............................................................................................................. 193
6.2.3. Device Status ............................................................................................................... 196
6.2.4. Miscellaneous Registers .............................................................................................. 198
6.2.5. Base Addresses ............................................................................................................ 2016.2.5.1. Address Maps ....................................................................................................... 2016.2.5.2. Expansion ROM Base Address Register .............................................................. 204
6.3. PCI Expansion ROMs ........................................................................................................ 205
6.3.1. PCI Expansion ROM Contents.................................................................................... 206
Revision 2.2
viii
6.3.1.1. PCI Expansion ROM Header Format ................................................................... 2066.3.1.2. PCI Data Structure Format ................................................................................... 207
6.3.2. Power-on Self Test (POST) Code ............................................................................... 209
6.3.3. PC-compatible Expansion ROMs................................................................................ 2096.3.3.1. ROM Header Extensions ...................................................................................... 209
6.4. Vital Product Data ............................................................................................................... 212
6.5. Device Drivers.................................................................................................................... 212
6.6. System Reset ...................................................................................................................... 213
6.7. Capabilities List .................................................................................................................. 213
6.8. Message Signaled Interrupts .............................................................................................. 214
6.8.1. Message Capability Structure....................................................................................... 2146.8.1.1. Capability ID ........................................................................................................ 2156.8.1.2. Next Pointer .......................................................................................................... 2156.8.1.3. Message Control ................................................................................................... 2156.8.1.4. Message Address .................................................................................................. 2176.8.1.5. Message Upper Address (Optional) ..................................................................... 2176.8.1.6. Message Data........................................................................................................ 218
6.8.2. MSI Operation .............................................................................................................. 2186.8.2.1. MSI Transaction Termination .............................................................................. 2206.8.2.2. MSI Transaction Reception and Ordering Requirements .................................... 220
Chapter 7 66 Mhz PCI Specification
7.1. Introduction ........................................................................................................................ 221
7.2. Scope .................................................................................................................................. 221
7.3. Device Implementation Considerations ............................................................................. 222
7.3.1. Configuration Space .................................................................................................... 222
7.4. Agent Architecture ............................................................................................................. 222
7.5. Protocol............................................................................................................................... 222
7.5.1. 66MHZ_ENABLE (M66EN) Pin Definition .............................................................. 222
7.5.2. Latency ........................................................................................................................ 223
Revision 2.2
ix
7.6. Electrical Specification....................................................................................................... 223
7.6.1. Overview ..................................................................................................................... 223
7.6.2. Transition Roadmap to 66 MHz PCI........................................................................... 224
7.6.3. Signaling Environment ................................................................................................ 2247.6.3.1. DC Specifications ................................................................................................. 2257.6.3.2. AC Specifications ................................................................................................. 2257.6.3.3. Maximum AC Ratings and Device Protection ..................................................... 226
7.6.4. Timing Specification ................................................................................................... 2267.6.4.1. Clock Specification .............................................................................................. 2267.6.4.2. Timing Parameters................................................................................................ 2287.6.4.3. Measurement and Test Conditions ....................................................................... 229
7.6.5. Vendor Provided Specification ................................................................................... 231
7.6.6. Recommendations ....................................................................................................... 2317.6.6.1. Pinout Recommendations ..................................................................................... 2317.6.6.2. Clocking Recommendations................................................................................. 231
7.7. System (Planar) Specification ............................................................................................ 232
7.7.1. Clock Uncertainty........................................................................................................ 232
7.7.2. Reset ............................................................................................................................ 233
7.7.3. Pullups ......................................................................................................................... 233
7.7.4. Power ........................................................................................................................... 2337.7.4.1. Power Requirements............................................................................................. 2337.7.4.2. Sequencing............................................................................................................ 2337.7.4.3. Decoupling............................................................................................................ 233
7.7.5. System Timing Budget ................................................................................................ 233
7.7.6. Physical Requirements ................................................................................................ 2367.7.6.1. Routing and Layout Recommendations for Four-Layer Boards .......................... 2367.7.6.2. Planar Impedance ................................................................................................. 236
7.7.7. Connector Pin Assignments ........................................................................................ 236
7.8. Expansion Board Specifications......................................................................................... 237
Revision 2.2
x
Appendix A Special Cycle Messages .......................................239
Appendix B State Machines ......................................................241
Appendix C Operating Rules.....................................................251
Appendix D Class Codes...........................................................257
Appendix E System Transaction Ordering...............................267
Appendix F Exclusive Accesses...............................................279
Appendix G I/O Space Address Decoding for Legacy Devices ....................................................285
Appendix H Capability IDs..........................................................287
Appendix I Vital Product Data ...................................................289
Glossary .......................................................................................297
Revision 2.2
xi
FiguresFigure 1-1: PCI Local Bus Applications .................................................................................... 2
Figure 1-2: PCI System Block Diagram..................................................................................... 3
Figure 2-1: PCI Pin List ............................................................................................................. 7
Figure 3-1: Address Phase Formats of Configuration Transactions ........................................ 31
Figure 3-2: Layout of CONFIG_ADDRESS Register ............................................................. 32
Figure 3-3: Host Bridge Translation for Type 0 Configuration Transactions Address Phase....................................................................................................... 33
Figure 3-4: Configuration Read ............................................................................................... 38
Figure 3-5: Basic Read Operation ............................................................................................ 47
Figure 3-6: Basic Write Operation ........................................................................................... 48
Figure 3-7: Master Initiated Termination ................................................................................. 50
Figure 3-8: Master-Abort Termination .................................................................................... 51
Figure 3-9: Retry ...................................................................................................................... 55
Figure 3-10: Disconnect With Data.......................................................................................... 56
Figure 3-11: Master Completion Termination ......................................................................... 57
Figure 3-12: Disconnect-1 Without Data Termination ............................................................ 58
Figure 3-13: Disconnect-2 Without Data Termination ............................................................ 58
Figure 3-14: Target-Abort ........................................................................................................ 59
Figure 3-15: Basic Arbitration ................................................................................................. 70
Figure 3-16: Arbitration for Back-to-Back Access .................................................................. 74
Figure 3-17: DEVSEL# Assertion........................................................................................... 89
Figure 3-18: Address Stepping ................................................................................................. 92
Figure 3-19: Interrupt Acknowledge Cycle.............................................................................. 93
Figure 3-20: Parity Operation................................................................................................... 94
Figure 3-21: 64-bit Read Request With 64-bit Transfer ........................................................ 103
Figure 3-22: 64-bit Write Request With 32-bit Transfer ....................................................... 104
Revision 2.2
xii
Figure 3-23. 64-Bit Dual Address Read Cycle....................................................................... 107
Figure 4-1: PCI Board Connectors ......................................................................................... 114
Figure 4-2: V/I Curves for 5V Signaling................................................................................ 120
Figure 4-3: Maximum AC Waveforms for 5V Signaling ...................................................... 121
Figure 4-4: V/I Curves for 3.3V Signaling............................................................................. 124
Figure 4-5: Maximum AC Waveforms for 3.3V Signaling ................................................... 125
Figure 4-6: Clock Waveforms ................................................................................................ 126
Figure 4-7: Output Timing Measurement Conditions ............................................................ 129
Figure 4-8: Input Timing Measurement Conditions .............................................................. 129
Figure 4-9: Suggested Pinout for PQFP PCI Component ...................................................... 132
Figure 4-10: Clock Skew Diagram......................................................................................... 133
Figure 4-11: Reset Timing...................................................................................................... 135
Figure 4-12: Measurement of Tprop, 5 Volt Signaling.......................................................... 140
Figure 5-1: PCI Raw Card (5V) ............................................................................................. 155
Figure 5-2: PCI Raw Card (3.3V and Universal) ................................................................... 155
Figure 5-3: PCI Raw Variable Height Short Card (5V, 32-bit) ............................................. 156
Figure 5-4: PCI Raw Variable Height Short Card (3.3V, 32-bit) .......................................... 156
Figure 5-5: PCI Raw Variable Height Short Card (5V, 64-bit) ............................................. 157
Figure 5-6: PCI Raw Variable Height Short Card (3.3V, 64-bit) .......................................... 158
Figure 5-7: PCI Card Edge Connector Bevel ......................................................................... 159
Figure 5-8: ISA Assembly (5V) ............................................................................................. 160
Figure 5-9: ISA Assembly (3.3V and Universal) ................................................................... 160
Figure 5-10: MC Assembly (5V) ........................................................................................... 161
Figure 5-11: MC Assembly (3.3V) ........................................................................................ 161
Figure 5-12: ISA Bracket ....................................................................................................... 162
Figure 5-13: ISA Retainer ...................................................................................................... 163
Figure 5-14: I/O Window Height ........................................................................................... 164
Revision 2.2
xiii
Figure 5-15: Adapter Installation With Large I/O Connector ................................................ 165
Figure 5-16: MC Bracket Brace ............................................................................................. 166
Figure 5-17: MC Bracket........................................................................................................ 167
Figure 5-18: MC Bracket Details ........................................................................................... 168
Figure 5-19: 32-bit Connector ................................................................................................ 169
Figure 5-20: 5V/32-bit Connector Layout Recommendation ................................................ 169
Figure 5-21: 3.3V/32-bit Connector Layout Recommendation ............................................. 170
Figure 5-22: 5V/64-bit Connector .......................................................................................... 170
Figure 5-23: 5V/64-bit Connector Layout Recommendation ................................................ 170
Figure 5-24: 3.3V/64-bit Connector ....................................................................................... 171
Figure 5-25: 3.3V/64-bit Connector Layout Recommendation ............................................. 171
Figure 5-26: 5V/32-bit Card Edge Connector Dimensions and Tolerances .......................... 172
Figure 5-27: 5V/64-bit Card Edge Connector Dimensions and Tolerances .......................... 172
Figure 5-28: 3.3V/32-bit Card Edge Connector Dimensions and Tolerances ....................... 173
Figure 5-29: 3.3V/64-bit Card Edge Connector Dimensions and Tolerances ....................... 173
Figure 5-30: Universal 32-bit Card Edge Connector Dimensions and Tolerances ................ 174
Figure 5-31: Universal 64-bit Card Edge Connector Dimensions and Tolerances ................ 175
Figure 5-32: PCI Card Edge Connector Contacts .................................................................. 176
Figure 5-33: PCI Connector Location on Planar Relative to Datum on the ISA Connector ....................................................................................... 179
Figure 5-34: PCI Connector Location on Planar Relative to Datum on the EISA Connector..................................................................................... 179
Figure 5-35: PCI Connector Location on Planar Relative to Datum on the MC Connector ....................................................................................... 180
Figure 5-36: 32-bit PCI Riser Connector ............................................................................... 181
Figure 5-37: 32-bit/5V Riser Connector Footprint ................................................................ 182
Figure 5-38: 32-bit/3.3V Riser Connector Footprint ............................................................. 183
Figure 5-39: 64-bit/5V Riser Connector ............................................................................... 184
Figure 5-40: 64-bit/5V Riser Connector Footprint ................................................................ 185
Revision 2.2
xiv
Figure 5-41: 64-bit/3.3V Riser Connector ............................................................................ 186
Figure 5-42: 64-bit/3.3V Riser Connector Footprint.............................................................. 187
Figure 6-1: Type 00h Configuration Space Header ............................................................... 191
Figure 6-2: Command Register Layout .................................................................................. 193
Figure 6-3: Status Register Layout......................................................................................... 196
Figure 6-4: BIST Register Layout .......................................................................................... 199
Figure 6-5: Base Address Register for Memory .................................................................... 202
Figure 6-6: Base Address Register for I/O ............................................................................. 202
Figure 6-7: Expansion ROM Base Address Register Layout................................................. 205
Figure 6-8: PCI Expansion ROM Structure ........................................................................... 206
Figure 6-9: Typical Image Layout.......................................................................................... 211
Figure 6-10: Example Capabilities List.................................................................................. 213
Figure 6-11: Message Signaled Interrupt Capability Structure .............................................. 214
Figure 7-1: 33 MHz PCI vs. 66 MHz PCI Timing ................................................................. 224
Figure 7-2: 3.3V Clock Waveform......................................................................................... 226
Figure 7-3: Output Timing Measurement Conditions ............................................................ 229
Figure 7-4: Input Timing Measurement Conditions .............................................................. 229
Figure 7-5: Tval(max) Rising Edge........................................................................................ 230
Figure 7-6: Tval(max) Falling Edge....................................................................................... 230
Figure 7-7: Tval (min) and Slew Rate.................................................................................... 231
Figure 7-8: Recommended Clock Routing............................................................................. 232
Figure 7-9: Clock Skew Diagram........................................................................................... 233
Figure 7-10: Measurement of Tprop ...................................................................................... 235
Figure D-1: Programming Interface Byte Layout for IDE Controller Class Code ................ 258
Figure E-1: Example Producer - Consumer Model ................................................................ 269
Figure E-2: Example System with PCI-to-PCI Bridges ......................................................... 276
Figure F-1: Starting an Exclusive Access .............................................................................. 282
Revision 2.2
xv
Figure F-2: Continuing an Exclusive Access ......................................................................... 283
Figure F-3: Accessing a Locked Agent .................................................................................. 284
Figure I-1: VPD Capability Structure .................................................................................... 289
Figure I-2: Small Resource Data Type Tag Bit Definitions................................................... 290
Figure I-3: Large Resource Data Type Tag Bit Definitions................................................... 291
Figure I-4: Resource Data Type Flags for a Typical VPD..................................................... 291
Figure I-5: VPD Format ......................................................................................................... 292
Revision 2.2
xvi
Revision 2.2
xvii
Preface
Specification Supersedes Earlier Documents7KLVGRFXPHQWFRQWDLQVWKHIRUPDOVSHFLILFDWLRQVRIWKHSURWRFROHOHFWULFDODQGPHFKDQLFDOIHDWXUHVRIWKH3&,/RFDO%XV6SHFLILFDWLRQ5HYLVLRQDVWKHSURGXFWLRQYHUVLRQHIIHFWLYH'HFHPEHU7KH3&,/RFDO%XV6SHFLILFDWLRQ5HYLVLRQLVVXHG-XQHLVVXSHUVHGHGE\WKLVVSHFLILFDWLRQ
)ROORZLQJSXEOLFDWLRQRIWKH3&,/RFDO%XV6SHFLILFDWLRQ5HYLVLRQWKHUHPD\EHIXWXUHDSSURYHGHUUDWDDQGRUDSSURYHGFKDQJHVWRWKHVSHFLILFDWLRQSULRUWRWKHLVVXDQFHRIDQRWKHUIRUPDOUHYLVLRQ7RDVVXUHGHVLJQVPHHWWKHODWHVWOHYHOUHTXLUHPHQWVGHVLJQHUVRI3&,GHYLFHVPXVWUHIHUWRWKH3&,6,*KRPHSDJHDWKWWSZZZSFLVLJFRPLQWKHPHPEHUVRQO\VHFWLRQIRUDQ\DSSURYHGFKDQJHV
Incorporation of Engineering Change Requests (ECRs)7KHIROORZLQJ(&5VKDYHEHHQLQFRUSRUDWHGLQWRWKLVSURGXFWLRQYHUVLRQRIWKHVSHFLILFDWLRQ
ECR Description
New Capabilities Changes to configuration structure to define additionalcapabilities of a PCI function
Sub ID Subsystem vendor configuration space changed from optional torequired for most classes of devices
PME# Describes wake-up function and assigns (previously reserved) pinon PCI bus
MECH ECN# 1 Bracket mounting for EMI reduction
MECH ECN# 2 Increase size of I/O window to enable new connectors
MECH ECN# 3 I/O connector volume to enable add-in card insertion
MECH ECN# 4 Riser connector-add-in card interface
Revision 2.2
xviii
ECR Description
MECH ECN# 5 Tighten critical tolerance to improve add-in card seating
MECH ECN# 6 Mechanical errata (wrong datum ref), components free areas
Posted MemoryWrites
Clarified requirements for posted memory writes to preventsituations which may lead to a deadlock
Tprop Clarifies measurement and determination of Tprop times for33/66 MHz
RST# TIMING New timing requirements between RST# and the first transactionon the bus and the first access to a device
VPD (Revised) Provides alternate access method to vital product data
3.3 V Aux Specifies a standard source of power for power managementwake event logic
Max Retry Time Devices cannot Retry a memory write request for longer than10 µs
Msg Interrupt Method by which an I/O controller can deliver message basedinterrupt
Spread SpectrumClocking
Adds spread spectrum clocking (SSC) to the specification
Revision 2.2
xix
Document Conventions7KHIROORZLQJQDPHDQGXVDJHFRQYHQWLRQVDUHXVHGLQWKLVGRFXPHQW
asserted, deasserted The terms asserted and deasserted refer to theglobally visible state of the signal on the clock edge,not to signal transitions.
edge, clock edge The terms edge and clock edge refer to the rising edgeof the clock. On the rising edge of the clock is theonly time signals have any significance on the PCIbus.
# A # symbol at the end of a signal name indicates thatthe signal’s asserted state occurs when it is at a lowvoltage. The absence of a # symbol indicates that thesignal is asserted at a high voltage.
reserved The contents or undefined states or information arenot defined at this time. Using any reserved area inthe PCI specification is not permitted. All areas ofthe PCI specification can only be changed accordingto the by-laws of the PCI Special Interest Group. Anyuse of the reserved areas of the PCI specification willresult in a product that is not PCI-compliant. Thefunctionality of any such product cannot beguaranteed in this or any future revision of the PCIspecification.
signal names Signal names are indicated with this bold font.
signal range A signal name followed by a range enclosed inbrackets, for example AD[31::00], represents a rangeof logically related signals. The first number in therange indicates the most significant bit (msb) and thelast number indicates the least significant bit (lsb).
implementation notes Implementation notes are enclosed in a box. They arenot part of the PCI specification and are included forclarification and illustration only.
Revision 2.2
xx
Revision 2.2
1
Chapter 1Introduction
1.1. Specification Contents7KH3&,/RFDO%XVLVDKLJKSHUIRUPDQFHELWRUELWEXVZLWKPXOWLSOH[HGDGGUHVVDQGGDWDOLQHV7KHEXVLVLQWHQGHGIRUXVHDVDQLQWHUFRQQHFWPHFKDQLVPEHWZHHQKLJKO\LQWHJUDWHGSHULSKHUDOFRQWUROOHUFRPSRQHQWVSHULSKHUDODGGLQERDUGVDQGSURFHVVRUPHPRU\V\VWHPV
7KH3&,/RFDO%XV6SHFLILFDWLRQ5HYLQFOXGHVWKHSURWRFROHOHFWULFDOPHFKDQLFDODQGFRQILJXUDWLRQVSHFLILFDWLRQIRU3&,/RFDO%XVFRPSRQHQWVDQGH[SDQVLRQERDUGV7KHHOHFWULFDOGHILQLWLRQSURYLGHVIRU9DQG9VLJQDOLQJHQYLURQPHQWV
7KH3&,/RFDO%XV6SHFLILFDWLRQGHILQHVWKH3&,KDUGZDUHHQYLURQPHQW&RQWDFWWKH3&,6,*IRUPRUHLQIRUPDWLRQRQWKHDYDLODEOH3&,GHVLJQJXLGHVDQGWKH3&,%,266SHFLILFDWLRQ)RULQIRUPDWLRQRQKRZWRMRLQWKH3&,6,*RUWRREWDLQWKHVHGRFXPHQWVUHIHUWR6HFWLRQ
1.2. Motivation:KHQWKH3&,/RFDO%XV6SHFLILFDWLRQZDVRULJLQDOO\GHYHORSHGLQJUDSKLFVRULHQWHGRSHUDWLQJV\VWHPVVXFKDV:LQGRZVDQG26KDGFUHDWHGDGDWDERWWOHQHFNEHWZHHQWKHSURFHVVRUDQGLWVGLVSOD\SHULSKHUDOVLQVWDQGDUG3&,2DUFKLWHFWXUHV0RYLQJSHULSKHUDOIXQFWLRQVZLWKKLJKEDQGZLGWKUHTXLUHPHQWVFORVHUWRWKHV\VWHPVSURFHVVRUEXVFDQHOLPLQDWHWKLVERWWOHQHFN6XEVWDQWLDOSHUIRUPDQFHJDLQVDUHVHHQZLWKJUDSKLFDOXVHULQWHUIDFHV*8,VDQGRWKHUKLJKEDQGZLGWKIXQFWLRQVLHIXOOPRWLRQYLGHR6&6,/$1VHWFZKHQDORFDOEXVGHVLJQLVXVHG
3&,VXFFHVVIXOO\PHWWKHVHGHPDQGVRIWKHLQGXVWU\DQGLVQRZWKHPRVWZLGHO\DFFHSWHGDQGLPSOHPHQWHGH[SDQVLRQVWDQGDUGLQWKHZRUOG
Revision 2.2
2
1.3. PCI Local Bus Applications7KH3&,/RFDO%XVKDVEHHQGHILQHGZLWKWKHSULPDU\JRDORIHVWDEOLVKLQJDQLQGXVWU\VWDQGDUGKLJKSHUIRUPDQFHORFDOEXVDUFKLWHFWXUHWKDWRIIHUVORZFRVWDQGDOORZVGLIIHUHQWLDWLRQ:KLOHWKHSULPDU\IRFXVLVRQHQDEOLQJQHZSULFHSHUIRUPDQFHSRLQWVLQWRGD\VV\VWHPVLWLVLPSRUWDQWWKDWDQHZVWDQGDUGDOVRDFFRPPRGDWHVIXWXUHV\VWHPUHTXLUHPHQWVDQGEHDSSOLFDEOHDFURVVPXOWLSOHSODWIRUPVDQGDUFKLWHFWXUHV)LJXUHVKRZVWKHPXOWLSOHGLPHQVLRQVRIWKH3&,/RFDO%XV
96HUYHUV
+LJK(QG'HVNWRSV
/RZ0LG5DQJH'HVNWRS
;$UFKLWHFWXUH3URFHVVRU)DPLOLHV
$OSKD$;370
3URFHVVRU)DPLOLHV
)XWXUH&38V
964-bit Upgrade
Path$XWR
&RQILJXUDWLRQ
0RELOH
)LJXUH3&,/RFDO%XV$SSOLFDWLRQV
:KLOHWKHLQLWLDOIRFXVRIORFDOEXVDSSOLFDWLRQVKDVEHHQRQORZWRKLJKHQGGHVNWRSV\VWHPVWKH3&,/RFDO%XVDOVRFRPSUHKHQGVWKHUHTXLUHPHQWVIURPPRELOHDSSOLFDWLRQVXSWKURXJKGHSDUWPHQWDOVHUYHUV7KHYROWUHTXLUHPHQWVRIWKHPRELOHHQYLURQPHQWDQGWKHLPPLQHQWPRYHIURPYROWVWRYROWVLQGHVNWRSDSSOLFDWLRQVPXVWEHDFFRXQWHGIRULQDQHZVWDQGDUG7KH3&,/RFDO%XVVSHFLILHVERWKYROWDJHVDQGGHVFULEHVDFOHDUPLJUDWLRQSDWKEHWZHHQWKHP
7KH3&,FRPSRQHQWDQGDGGLQFDUGLQWHUIDFHLVSURFHVVRULQGHSHQGHQWHQDEOLQJDQHIILFLHQWWUDQVLWLRQWRIXWXUHSURFHVVRUJHQHUDWLRQVDQGXVHZLWKPXOWLSOHSURFHVVRUDUFKLWHFWXUHV3URFHVVRULQGHSHQGHQFHDOORZVWKH3&,/RFDO%XVWREHRSWLPL]HGIRU,2IXQFWLRQVHQDEOHVFRQFXUUHQWRSHUDWLRQRIWKHORFDOEXVZLWKWKHSURFHVVRUPHPRU\VXEV\VWHPDQGDFFRPPRGDWHVPXOWLSOHKLJKSHUIRUPDQFHSHULSKHUDOVLQDGGLWLRQWRJUDSKLFVPRWLRQYLGHR/$16&6,)'',KDUGGLVNGULYHVHWF0RYHPHQWWRHQKDQFHGYLGHRDQGPXOWLPHGLDGLVSOD\VLH+'79DQG'JUDSKLFVDQGRWKHUKLJKEDQGZLGWK,2ZLOOFRQWLQXHWRLQFUHDVHORFDOEXVEDQGZLGWKUHTXLUHPHQWV$WUDQVSDUHQWELWH[WHQVLRQRIWKHELWGDWDDQGDGGUHVVEXVHVLVGHILQHGGRXEOLQJWKHEXVEDQGZLGWKDQGRIIHULQJIRUZDUGDQGEDFNZDUGFRPSDWLELOLW\RIELWDQGELW3&,/RFDO%XVSHULSKHUDOV$IRUZDUGDQGEDFNZDUGFRPSDWLEOH0+]VSHFLILFDWLRQLVDOVRGHILQHGGRXEOLQJWKHEDQGZLGWKFDSDELOLWLHVRIWKH0+]GHILQLWLRQ
7KH3&,/RFDO%XVVWDQGDUGRIIHUVDGGLWLRQDOEHQHILWVWRWKHXVHUVRI3&,EDVHGV\VWHPV&RQILJXUDWLRQUHJLVWHUVDUHVSHFLILHGIRU3&,FRPSRQHQWVDQGDGGLQFDUGV$V\VWHPZLWKHPEHGGHGDXWRFRQILJXUDWLRQVRIWZDUHRIIHUVWUXHHDVHRIXVHIRUWKHV\VWHPXVHUE\DXWRPDWLFDOO\FRQILJXULQJ3&,DGGLQFDUGVDWSRZHURQ
Revision 2.2
3
1.4. PCI Local Bus Overview7KHEORFNGLDJUDP)LJXUHVKRZVDW\SLFDO3&,/RFDO%XVV\VWHPDUFKLWHFWXUH7KLVH[DPSOHLVQRWLQWHQGHGWRLPSO\DQ\VSHFLILFDUFKLWHFWXUDOOLPLWV,QWKLVH[DPSOHWKHSURFHVVRUFDFKHPHPRU\VXEV\VWHPLVFRQQHFWHGWR3&,WKURXJKD3&,EULGJH7KLVEULGJHSURYLGHVDORZODWHQF\SDWKWKURXJKZKLFKWKHSURFHVVRUPD\GLUHFWO\DFFHVV3&,GHYLFHVPDSSHGDQ\ZKHUHLQWKHPHPRU\RU,2DGGUHVVVSDFHV,WDOVRSURYLGHVDKLJKEDQGZLGWKSDWKDOORZLQJ3&,PDVWHUVGLUHFWDFFHVVWRPDLQPHPRU\7KHEULGJHPD\RSWLRQDOO\LQFOXGHVXFKIXQFWLRQVDVGDWDEXIIHULQJSRVWLQJDQG3&,FHQWUDOIXQFWLRQVHJDUELWUDWLRQ
([S%XV;IDFH
%DVH,2)XQFWLRQV
/$1 6&6,
3URFHVVRU
%ULGJH0HPRU\&RQWUROOHU
$XGLR'5$0
0RWLRQ9LGHR
*UDSKLFV
3&,/RFDO%XV
,6$(,6$0LFUR&KDQQHO
&DFKH
)LJXUH3&,6\VWHP%ORFN'LDJUDP
7\SLFDO3&,/RFDO%XVLPSOHPHQWDWLRQVZLOOVXSSRUWXSWRIRXUDGGLQERDUGFRQQHFWRUVDOWKRXJKH[SDQVLRQFDSDELOLW\LVQRWUHTXLUHG7KH3&,DGGLQERDUGFRQQHFWRULVD0LFUR&KDQQHO0&VW\OHFRQQHFWRU7KHVDPH3&,H[SDQVLRQERDUGFDQEHXVHGLQ,6$(,6$DQG0&EDVHGV\VWHPV3&,H[SDQVLRQFDUGVXVHDQHGJHFRQQHFWRUDQGPRWKHUERDUGVWKDWDOORZDIHPDOHFRQQHFWRUWREHPRXQWHGSDUDOOHOWRWKHV\VWHPEXVFRQQHFWRUV7RSURYLGHDTXLFNDQGHDV\WUDQVLWLRQIURP9WR9FRPSRQHQWWHFKQRORJ\3&,GHILQHVWZRDGGLQERDUGFRQQHFWRUVRQHIRUWKH9VLJQDOLQJHQYLURQPHQWDQGRQHIRUWKH9VLJQDOLQJHQYLURQPHQW
7KUHHVL]HVRI3&,DGGLQERDUGVDUHGHILQHGORQJVKRUWDQGYDULDEOHVKRUWOHQJWK6\VWHPVDUHQRWUHTXLUHGWRVXSSRUWDOOERDUGW\SHV7KHORQJERDUGVLQFOXGHDQ,6$(,6$H[WHQGHUWRHQDEOHWKHPWRXVH,6$(,6$FDUGJXLGHVLQ,6$(,6$V\VWHPV7RDFFRPPRGDWHWKH9DQG9VLJQDOLQJHQYLURQPHQWVDQGWRIDFLOLWDWHDVPRRWKPLJUDWLRQSDWKEHWZHHQWKHYROWDJHVWKUHHDGGLQERDUGHOHFWULFDOW\SHVDUHVSHFLILHGDYROWERDUGZKLFKSOXJVLQWRRQO\WKH9FRQQHFWRUDXQLYHUVDOERDUGZKLFKSOXJVLQWRERWK9DQG9FRQQHFWRUVDQGDYROWERDUGZKLFKSOXJVLQWRRQO\WKH9FRQQHFWRU
7ZRW\SHVRI3&,EDFNSODWHVDUHFXUUHQWO\GHILQHG,6$(,6$DQG0&FRPSDWLEOH7KHLQWHUFKDQJHDEOHEDFNSODWHVVKRXOGERWKEHVXSSOLHGZLWKHDFK3&,/RFDO%XVDGGLQERDUGVKLSSHGWRDFFRPPRGDWHXVDJHRIWKHERDUGLQDOOWKUHHV\VWHPW\SHV
Revision 2.2
4
1.5. PCI Local Bus Features and Benefits7KH3&,/RFDO%XVZDVVSHFLILHGWRHVWDEOLVKDKLJKSHUIRUPDQFHORFDOEXVVWDQGDUGIRUVHYHUDOJHQHUDWLRQVRISURGXFWV7KH3&,VSHFLILFDWLRQSURYLGHVDVHOHFWLRQRIIHDWXUHVWKDWFDQDFKLHYHPXOWLSOHSULFHSHUIRUPDQFHSRLQWVDQGFDQHQDEOHIXQFWLRQVWKDWDOORZGLIIHUHQWLDWLRQDWWKHV\VWHPDQGFRPSRQHQWOHYHO)HDWXUHVDUHFDWHJRUL]HGE\EHQHILWDVIROORZV
High Performance • Transparent upgrade from 32-bit data path at 33 MHz(132 MB/s peak) to 64-bit data path at 33 MHz(264 MB/s peak) and from 32-bit data path at 66 MHz(264 MB/s peak) to 64-bit data path at 66 MHz(528 MB/s peak).
• Variable length linear and cacheline wrap mode burstingfor both read and writes improves write dependentgraphics performance.
• Low latency random accesses (60-ns write access latencyfor 33 MHz PCI or 30-ns for 66 MHz PCI to slaveregisters from master parked on bus).
• Capable of full concurrency with processor/memorysubsystem.
• Synchronous bus with operation up to 33 MHz or 66 MHz.
• Hidden (overlapped) central arbitration.
Low Cost • Optimized for direct silicon (component) interconnection;i.e., no glue logic. Electrical/driver (i.e., total load) andfrequency specifications are met with standard ASICtechnologies and other typical processes.
• Multiplexed architecture reduces pin count (47 signals fortarget; 49 for master) and package size of PCI componentsor provides for additional functions to be built into aparticular package size.
• Single PCI add-in card works in ISA-, EISA-, orMC-based systems (with minimal change to existingchassis designs), reducing inventory cost and end userconfusion.
Ease of Use • Enables full auto configuration support of PCI Local Busadd-in boards and components. PCI devices containregisters with the device information required forconfiguration.
Longevity • Processor independent. Supports multiple families ofprocessors as well as future generations of processors (bybridges or by direct integration).
• Support for 64-bit addressing.
• Both 5-volt and 3.3-volt signaling environments arespecified. Voltage migration path enables smooth industrytransition from 5 volts to 3.3 volts.
Revision 2.2
5
Interoperability/Reliability
• Small form factor add-in boards.
• Present signals allow power supplies to be optimized forthe expected system usage by monitoring add-in boardsthat could surpass the maximum power budgeted by thesystem.
• Over 2000 hours of electrical SPICE simulation withhardware model validation.
• Forward and backward compatibility of 32-bit and 64-bitadd-in boards and components.
• Forward and backward compatibility with 33 MHz and66 MHz add-in boards and components.
• Increased reliability and interoperability of add-in cards bycomprehending the loading and frequency requirements ofthe local bus at the component level, eliminating buffersand glue logic.
• MC-style expansion connectors.
Flexibility • Full multi-master capability allowing any PCI master peer-to-peer access to any PCI master/target.
• A shared slot accommodates either a standard ISA, EISA,or MC board or a PCI add-in board (refer to Chapter 5,"Mechanical Specification" for connector layout details).
Data Integrity • Provides parity on both data and address and allowsimplementation of robust client platforms.
SoftwareCompatibility
• PCI components can be fully compatible with existingdriver and applications software. Device drivers can beportable across various classes of platforms.
Revision 2.2
6
1.6. Administration7KLVGRFXPHQWLVPDLQWDLQHGE\WKH3&,6,*7KH3&,6,*DQXQLQFRUSRUDWHGDVVRFLDWLRQRIPHPEHUVRIWKHPLFURFRPSXWHULQGXVWU\ZDVHVWDEOLVKHGWRPRQLWRUDQGHQKDQFHWKHGHYHORSPHQWRIWKH3&,/RFDO%XVLQWKUHHZD\V7KH3&,6,*LVFKDUWHUHGWR
• 0DLQWDLQWKHIRUZDUGFRPSDWLELOLW\RIDOO3&,/RFDO%XVUHYLVLRQVRUDGGHQGD
• 0DLQWDLQWKH3&,/RFDO%XVVSHFLILFDWLRQDVDVLPSOHHDV\WRLPSOHPHQWVWDEOHWHFKQRORJ\LQWKHVSLULWRILWVGHVLJQ
• &RQWULEXWHWRWKHHVWDEOLVKPHQWRIWKH3&,/RFDO%XVDVDQLQGXVWU\ZLGHVWDQGDUGDQGWRWKHWHFKQLFDOORQJHYLW\RIWKH3&,/RFDO%XVDUFKLWHFWXUH
6,*PHPEHUVKLSLVDYDLODEOHWRDOODSSOLFDQWVZLWKLQWKHPLFURFRPSXWHULQGXVWU\%HQHILWVRIPHPEHUVKLSLQFOXGH
• $ELOLW\WRVXEPLWVSHFLILFDWLRQUHYLVLRQVDQGDGGHQGXPSURSRVDOV
• 3DUWLFLSDWLRQLQVSHFLILFDWLRQUHYLVLRQVDQGDGGHQGXPSURSRVDOV
• $XWRPDWLFDOO\UHFHLYHUHYLVLRQVDQGDGGHQGD
• 9RWLQJULJKWVWRGHWHUPLQHWKH6WHHULQJ&RPPLWWHHPHPEHUVKLS
• 9HQGRU,'QXPEHUDVVLJQPHQW
• 3&,WHFKQLFDOVXSSRUW
• 3&,VXSSRUWGRFXPHQWDWLRQDQGPDWHULDOV
• 3DUWLFLSDWLRQLQ6,*VSRQVRUHGWUDGHVKRZVXLWHVDQGHYHQWVFRQIHUHQFHVDQGRWKHU3&,/RFDO%XVSURPRWLRQDODFWLYLWLHV
• 3DUWLFLSDWLRQLQWKHFRPSOLDQFHSURJUDPLQFOXGLQJSDUWLFLSDWLRQDWWKH³3&,&RPSOLDQFH:RUNVKRSV´DQGWKHRSSRUWXQLW\WREHLQFOXGHGLQWKH³3&,,QWHJUDWRU¶V/LVW´
$QDQQXDO3&,6SHFLDO,QWHUHVW*URXSPHPEHUVKLSFRVWV867KLVPHPEHUVKLSIHHVXSSRUWVWKHDFWLYLWLHVRIWKH3&,6,*LQFOXGLQJWKHFRPSOLDQFHSURJUDP3&,6,*DGPLQLVWUDWLRQDQGYHQGRU,'LVVXLQJDQGDGPLQLVWUDWLRQ
)RULQIRUPDWLRQRQKRZWREHFRPHD6,*PHPEHURURQREWDLQLQJ3&,/RFDO%XVGRFXPHQWDWLRQSOHDVHFRQWDFW
3&,6SHFLDO,QWHUHVW*URXS1(.DWKU\Q+LOOVERUR2UHJRQ3KRQH ,QVLGHWKH86
2XWVLGHWKH86)D[ HPDLO SFLVLJ#SFLVLJFRPhttp://www.pcisig.com
Revision 2.2
7
Chapter 2Signal Definition
7KH3&,LQWHUIDFHUHTXLUHVDPLQLPXPRISLQVIRUDWDUJHWRQO\GHYLFHDQGSLQVIRUDPDVWHUWRKDQGOHGDWDDQGDGGUHVVLQJLQWHUIDFHFRQWURODUELWUDWLRQDQGV\VWHPIXQFWLRQV)LJXUHVKRZVWKHSLQVLQIXQFWLRQDOJURXSVZLWKUHTXLUHGSLQVRQWKHOHIWVLGHDQGRSWLRQDOSLQVRQWKHULJKWVLGH7KHGLUHFWLRQLQGLFDWLRQRQVLJQDOVLQ)LJXUHDVVXPHVDFRPELQDWLRQPDVWHUWDUJHWGHYLFH
InterfaceControl
System
Address& Data
Arbitration(masters only)
PCICOMPLIANT
DEVICE
AD[31::00]
C/BE[3::0]#
FRAME#TRDY#IRDY# LOCK#
REQ#GNT#
IDSELDEVSEL#
CLKRST#
PAR PAR64
SERR#
TDOTDI
TCKTMS
TRST#
JTAG(IEEE 1149.1)
REQ64#ACK64#
AD[63::32]
C/BE[7::4]#
ErrorReporting
64-BitExtension
STOP#
Required Pins Optional Pins
PERR#
InterfaceControl
InterruptsINTB#INTC#INTD#
INTA#
)LJXUH3&,3LQ/LVW
1 The minimum number of pins for a planar-only device is 45 for a target-only and 47 for a master (PERR#and SERR# are optional for planar-only applications). Systems must support all signals defined for theconnector. This includes individual REQ# and GNT# signals for each connector. The PRSNT[1::2]#pins are not device signals and, therefore, are not included in Figure 2-1, but are required to be connected onadd-in cards.
Revision 2.2
8
2.1. Signal Type Definition7KHIROORZLQJVLJQDOW\SHGHILQLWLRQVDUHIURPWKHYLHZSRLQWRIDOOGHYLFHVRWKHUWKDQWKHDUELWHURUFHQWUDOUHVRXUFH)RUWKHDUELWHUREQ#LVDQLQSXWGNT#LVDQRXWSXWDQGRWKHU3&,VLJQDOVIRUWKHDUELWHUKDYHWKHVDPHGLUHFWLRQDVDPDVWHURUWDUJHW7KHFHQWUDOUHVRXUFHLVD³ORJLFDO´GHYLFHZKHUHDOOV\VWHPW\SHIXQFWLRQVDUHORFDWHGUHIHUWR6HFWLRQIRUPRUHGHWDLOV
in Input is a standard input-only signal.
out Totem Pole Output is a standard active driver.
t/s Tri-State is a bi-directional, tri-state input/output pin.
s/t/s Sustained Tri-State is an active low tri-state signal owned and drivenby one and only one agent at a time. The agent that drives an s/t/s pinlow must drive it high for at least one clock before letting it float. Anew agent cannot start driving a s/t/s signal any sooner than one clockafter the previous owner tri-states it. A pullup is required to sustainthe inactive state until another agent drives it and must be provided bythe central resource.
o/d Open Drain allows multiple devices to share as a wire-OR. A pull-upis required to sustain the inactive state until another agent drives it andmust be provided by the central resource.
2.2. Pin Functional Groups7KH3&,SLQGHILQLWLRQVDUHRUJDQL]HGLQWKHIXQFWLRQDOJURXSVVKRZQLQ)LJXUH$V\PERODWWKHHQGRIDVLJQDOQDPHLQGLFDWHVWKDWWKHDVVHUWHGVWDWHRFFXUVZKHQWKHVLJQDOLVDWDORZYROWDJH:KHQWKHV\PEROLVDEVHQWWKHVLJQDOLVDVVHUWHGDWDKLJKYROWDJH7KHVLJQDOLQJPHWKRGXVHGRQHDFKSLQLVVKRZQIROORZLQJWKHVLJQDOQDPH
2.2.1. System Pins
CLK in Clock provides timing for all transactions on PCI and is aninput to every PCI device. All other PCI signals, exceptRST#, INTA#, INTB#, INTC#, and INTD#, are sampled onthe rising edge of CLK and all other timing parameters aredefined with respect to this edge. PCI operates up to 33 MHz(refer to Chapter 4) or 66 MHz (refer to Chapter 7) and, ingeneral, the minimum frequency is DC (0 Hz); however,component-specific permissions are described in Chapter 4(refer to Section 4.2.3.1.).
Revision 2.2
9
RST# in Reset is used to bring PCI-specific registers, sequencers, andsignals to a consistent state. What effect RST# has on adevice beyond the PCI sequencer is beyond the scope of thisspecification, except for reset states of required PCIconfiguration registers. A device that can wake the systemwhile in a powered down bus state has additionalrequirements related to RST#. Refer to the PCI PowerManagement Interface Specification for details. AnytimeRST# is asserted, all PCI output signals must be driven totheir benign state. In general, this means they must beasynchronously tri-stated. REQ# and GNT# must both be tri-stated (they cannot be driven low or high during reset). Toprevent AD, C/BE#, and PAR signals from floating duringreset, the central resource may drive these lines during reset(bus parking) but only to a logic low level; they may not bedriven high. Refer to Section 3.8.1. for special requirementsfor AD[63::32], C/BE[7::4]#, and PAR64 when they arenot connected (as in a 64-bit card installed in a 32-bitconnector).
RST# may be asynchronous to CLK when asserted ordeasserted. Although asynchronous, deassertion is guaranteedto be a clean, bounce-free edge. Except for configurationaccesses, only devices that are required to boot the systemwill respond after reset.
2.2.2. Address and Data Pins
AD[31::00] t/s Address and Data are multiplexed on the same PCI pins. Abus transaction consists of an address2 phase followed by oneor more data phases. PCI supports both read and write bursts.
The address phase is the first clock cycle in which FRAME#is asserted. During the address phase, AD[31::00] contain aphysical address (32 bits). For I/O, this is a byte address; forconfiguration and memory, it is a DWORD address. Duringdata phases, AD[07::00] contain the least significant byte(lsb) and AD[31::24] contain the most significant byte (msb).Write data is stable and valid when IRDY# is asserted; readdata is stable and valid when TRDY# is asserted. Data istransferred during those clocks where both IRDY# andTRDY# are asserted.
2 The DAC uses two address phases to transfer a 64-bit address.
Revision 2.2
10
C/BE[3::0]# t/s Bus Command and Byte Enables are multiplexed on the samePCI pins. During the address phase of a transaction,C/BE[3::0]# define the bus command (refer to Section 3.1.for bus command definitions). During the data phase,C/BE[3::0]# are used as Byte Enables. The Byte Enables arevalid for the entire data phase and determine which byte lanescarry meaningful data. C/BE[0]# applies to byte 0 (lsb) andC/BE[3]# applies to byte 3 (msb).
PAR t/s Parity is even3 parity across AD[31::00] and C/BE[3::0]#.Parity generation is required by all PCI agents. PAR is stableand valid one clock after each address phase. For data phases,PAR is stable and valid one clock after either IRDY# isasserted on a write transaction or TRDY# is asserted on a readtransaction. Once PAR is valid, it remains valid until oneclock after the completion of the current data phase. (PARhas the same timing as AD[31::00], but it is delayed by oneclock.) The master drives PAR for address and write dataphases; the target drives PAR for read data phases.
2.2.3. Interface Control Pins
FRAME# s/t/s Cycle Frame is driven by the current master to indicate thebeginning and duration of an access. FRAME# is asserted toindicate a bus transaction is beginning. While FRAME# isasserted, data transfers continue. When FRAME# isdeasserted, the transaction is in the final data phase or hascompleted.
IRDY# s/t/s Initiator Ready indicates the initiating agent’s (bus master’s)ability to complete the current data phase of the transaction.IRDY# is used in conjunction with TRDY#. A data phase iscompleted on any clock both IRDY# and TRDY# areasserted. During a write, IRDY# indicates that valid data ispresent on AD[31::00]. During a read, it indicates the masteris prepared to accept data. Wait cycles are inserted until bothIRDY# and TRDY# are asserted together.
TRDY# s/t/s Target Ready indicates the target agent’s (selected device’s)ability to complete the current data phase of the transaction.TRDY# is used in conjunction with IRDY#. A data phase iscompleted on any clock both TRDY# and IRDY# areasserted. During a read, TRDY# indicates that valid data ispresent on AD[31::00]. During a write, it indicates the targetis prepared to accept data. Wait cycles are inserted until bothIRDY# and TRDY# are asserted together.
STOP# s/t/s Stop indicates the current target is requesting the master tostop the current transaction.
3 The number of "1"s on AD[31::00], C/BE[3::0]#, and PAR equals an even number.
Revision 2.2
11
LOCK# s/t/s Lock indicates an atomic operation to a bridge that mayrequire multiple transactions to complete. When LOCK# isasserted, non-exclusive transactions may proceed to a bridgethat is not currently locked. A grant to start a transaction onPCI does not guarantee control of LOCK#. Control ofLOCK# is obtained under its own protocol in conjunctionwith GNT#. It is possible for different agents to use PCIwhile a single master retains ownership of LOCK#. Lockedtransactions may be initiated only by host bridges, PCI-to-PCIbridges, and expansion bus bridges. Refer to Appendix F fordetails on the requirements of LOCK#.
IDSEL in Initialization Device Select is used as a chip select duringconfiguration read and write transactions.
DEVSEL# s/t/s Device Select, when actively driven, indicates the drivingdevice has decoded its address as the target of the currentaccess. As an input, DEVSEL# indicates whether any deviceon the bus has been selected.
2.2.4. Arbitration Pins (Bus Masters Only)
REQ# t/s Request indicates to the arbiter that this agent desires use ofthe bus. This is a point-to-point signal. Every master has itsown REQ# which must be tri-stated while RST# is asserted.
GNT# t/s Grant indicates to the agent that access to the bus has beengranted. This is a point-to-point signal. Every master has itsown GNT# which must be ignored while RST# is asserted.
:KLOHRST#LVDVVHUWHGWKHDUELWHUPXVWLJQRUHDOOREQ#OLQHVVLQFHWKH\DUHWULVWDWHGDQGGRQRWFRQWDLQDYDOLGUHTXHVW7KHDUELWHUFDQRQO\SHUIRUPDUELWUDWLRQDIWHURST#LVGHDVVHUWHG$PDVWHUPXVWLJQRUHLWVGNT#ZKLOHRST#LVDVVHUWHGREQ#DQGGNT#DUHWULVWDWHVLJQDOVGXHWRSRZHUVHTXHQFLQJUHTXLUHPHQWVLQWKHFDVHZKHUHWKHEXVDUELWHULVSRZHUHGE\DGLIIHUHQWVXSSO\YROWDJHWKDQWKHEXVPDVWHUGHYLFH
4 REQ# is an input to the arbiter, and GNT# is an output.
Revision 2.2
12
2.2.5. Error Reporting Pins
7KHHUURUUHSRUWLQJSLQVDUHUHTXLUHGE\DOOGHYLFHVDQGPD\EHDVVHUWHGZKHQHQDEOHG
PERR# s/t/s Parity Error is only for the reporting of data parity errorsduring all PCI transactions except a Special Cycle. ThePERR# pin is sustained tri-state and must be driven activeby the agent receiving data (when enabled) two clocksfollowing the data when a data parity error is detected. Theminimum duration of PERR# is one clock for each dataphase that a data parity error is detected. (If sequential dataphases each have a data parity error, the PERR# signal willbe asserted for more than a single clock.) PERR# must bedriven high for one clock before being tri-stated as with allsustained tri-state signals. Refer to Section 3.7.4.1. for moredetails.
SERR# o/d System Error is for reporting address parity errors, data parityerrors on the Special Cycle command, or any other systemerror where the result will be catastrophic. If an agent doesnot want a non-maskable interrupt (NMI) to be generated, adifferent reporting mechanism is required. SERR# is pureopen drain and is actively driven for a single PCI clock by theagent reporting the error. The assertion of SERR# issynchronous to the clock and meets the setup and hold timesof all bused signals. However, the restoring of SERR# to thedeasserted state is accomplished by a weak pullup (samevalue as used for s/t/s) which is provided by the centralresource not by the signaling agent. This pullup may take twoto three clock periods to fully restore SERR#. The agent thatreports SERR# to the operating system does so anytimeSERR# is asserted.
5 Some planar devices are granted exceptions (refer to Section 3.7.2. for details).
Revision 2.2
13
2.2.6. Interrupt Pins (Optional)
,QWHUUXSWVRQ3&,DUHRSWLRQDODQGGHILQHGDVOHYHOVHQVLWLYHDVVHUWHGORZQHJDWLYHWUXHXVLQJRSHQGUDLQRXWSXWGULYHUV7KHDVVHUWLRQDQGGHDVVHUWLRQRIINTx#LVDV\QFKURQRXVWRCLK$GHYLFHDVVHUWVLWVINTx#OLQHZKHQUHTXHVWLQJDWWHQWLRQIURPLWVGHYLFHGULYHUXQOHVVWKHGHYLFHLVHQDEOHGWRXVHPHVVDJHVLJQDOHGLQWHUUXSWV06,UHIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ2QFHWKHINTx#VLJQDOLVDVVHUWHGLWUHPDLQVDVVHUWHGXQWLOWKHGHYLFHGULYHUFOHDUVWKHSHQGLQJUHTXHVW:KHQWKHUHTXHVWLVFOHDUHGWKHGHYLFHGHDVVHUWVLWVINTx#VLJQDO3&,GHILQHVRQHLQWHUUXSWOLQHIRUDVLQJOHIXQFWLRQGHYLFHDQGXSWRIRXULQWHUUXSWOLQHVIRUDPXOWLIXQFWLRQGHYLFHRUFRQQHFWRU)RUDVLQJOHIXQFWLRQGHYLFHRQO\INTA#PD\EHXVHGZKLOHWKHRWKHUWKUHHLQWHUUXSWOLQHVKDYHQRPHDQLQJ
INTA# o/d Interrupt A is used to request an interrupt.
INTB# o/d Interrupt B is used to request an interrupt and only hasmeaning on a multi-function device.
INTC# o/d Interrupt C is used to request an interrupt and only hasmeaning on a multi-function device.
INTD# o/d Interrupt D is used to request an interrupt and only hasmeaning on a multi-function device.
$Q\IXQFWLRQRQDPXOWLIXQFWLRQGHYLFHFDQEHFRQQHFWHGWRDQ\RIWKHINTx#OLQHV7KH,QWHUUXSW3LQUHJLVWHUUHIHUWR6HFWLRQIRUGHWDLOVGHILQHVZKLFKINTx#OLQHWKHIXQFWLRQXVHVWRUHTXHVWDQLQWHUUXSW,IDGHYLFHLPSOHPHQWVDVLQJOHINTx#OLQHLWLVFDOOHGINTA#LILWLPSOHPHQWVWZROLQHVWKH\DUHFDOOHGINTA#DQGINTB#DQGVRIRUWK)RUDPXOWLIXQFWLRQGHYLFHDOOIXQFWLRQVPD\XVHWKHVDPHINTx#OLQHRUHDFKPD\KDYHLWVRZQXSWRDPD[LPXPRIIRXUIXQFWLRQVRUDQ\FRPELQDWLRQWKHUHRI$VLQJOHIXQFWLRQFDQQHYHUJHQHUDWHDQLQWHUUXSWUHTXHVWRQPRUHWKDQRQHINTx#OLQH
7KHV\VWHPYHQGRULVIUHHWRFRPELQHWKHYDULRXVINTx#VLJQDOVIURPWKH3&,FRQQHFWRUVLQDQ\ZD\WRFRQQHFWWKHPWRWKHLQWHUUXSWFRQWUROOHU7KH\PD\EHZLUH25HGRUHOHFWURQLFDOO\VZLWFKHGXQGHUSURJUDPFRQWURORUDQ\FRPELQDWLRQWKHUHRI7KHV\VWHPGHVLJQHUPXVWLQVXUHWKDWHDFKINTx#VLJQDOIURPHDFKFRQQHFWRULVFRQQHFWHGWRDQLQSXWRQWKHLQWHUUXSWFRQWUROOHU7KLVPHDQVWKHGHYLFHGULYHUPD\QRWPDNHDQ\DVVXPSWLRQVDERXWLQWHUUXSWVKDULQJ$OO3&,GHYLFHGULYHUVPXVWEHDEOHWRVKDUHDQLQWHUUXSWFKDLQLQJZLWKDQ\RWKHUORJLFDOGHYLFHLQFOXGLQJGHYLFHVLQWKHVDPHPXOWLIXQFWLRQSDFNDJH
6 When several independent functions are integrated into a single device, it will be referred to as a multi-function device. Each function on a multi-function device has its own configuration space.
Revision 2.2
14
Implementation Note: Interrupt Routing
+RZLQWHUUXSWVDUHURXWHGRQWKHPRWKHUERDUGLVV\VWHPVSHFLILF+RZHYHUWKHIROORZLQJH[DPSOHPD\EHXVHGZKHQDQRWKHURSWLRQLVQRWUHTXLUHGDQGWKHLQWHUUXSWFRQWUROOHUKDVIRXURSHQLQWHUUXSWUHTXHVWOLQHVDYDLODEOH6LQFHPRVWGHYLFHVDUHVLQJOHIXQFWLRQDQGWKHUHIRUHFDQRQO\XVHINTA#RQWKHGHYLFHWKLVPHFKDQLVPGLVWULEXWHVWKHLQWHUUXSWVHYHQO\DPRQJWKHLQWHUUXSWFRQWUROOHUVLQSXWSLQV
INTA#RI'HYLFH1XPEHULVFRQQHFWHGWRIRQWRQWKHPRWKHUERDUG'HYLFH1XPEHUKDVQRVLJQLILFDQFHUHJDUGLQJEHLQJORFDWHGRQWKHPRWKHUERDUGRULQDFRQQHFWRUINTA#RI'HYLFH1XPEHULVFRQQHFWHGWRIRQXRQWKHPRWKHUERDUGINTA# RI'HYLFH1XPEHULVFRQQHFWHGWRIRQYRQWKHPRWKHUERDUGINTA#RI'HYLFH1XPEHULVFRQQHFWHGWRIRQZRQWKHPRWKHUERDUG7KHWDEOHEHORZGHVFULEHVKRZHDFKDJHQW¶VINTx#OLQHVDUHFRQQHFWHGWRWKHPRWKHUERDUGLQWHUUXSWOLQHV7KHIROORZLQJHTXDWLRQFDQEHXVHGWRGHWHUPLQHWRZKLFKINTx#VLJQDORQWKHPRWKHUERDUGDJLYHQGHYLFH¶VINTx#OLQHVLVFRQQHFWHG
0% ',02'
0% 0RWKHUERDUG,QWHUUXSWIRQW IRQX IRQY DQGIRQZ
' 'HYLFH1XPEHU
, ,QWHUUXSW1XPEHUINTA# INTB# INTC# DQGINTD#
Device Number Interrupt Pin on Interrupt Pin onon Motherboard Device Motherboard
0, 4, 8, 12, INTA# IRQW16, 20, 24, 28 INTB# IRQX
INTC# IRQYINTD# IRQZ
1, 5, 9, 13, INTA# IRQX17, 21, 25, 29 INTB# IRQY
INTC# IRQZINTD# IRQW
2, 6, 10, 14, INTA# IRQY18, 22, 26, 30 INTB# IRQZ
INTC# IRQWINTD# IRQX
3, 7, 11, 15, INTA# IRQZ19, 23, 27, 31 INTB# IRQW
INTC# IRQXINTD# IRQY
Revision 2.2
15
2.2.7. Additional Signals
PRSNT[1:2]# in The Present signals are not signals for a device, but areprovided by an add-in board. The Present signals indicate tothe motherboard whether an add-in board is physicallypresent in the slot and, if one is present, the total powerrequirements of the board. These signals are required foradd-in boards but are optional for motherboards. Refer toSection 4.4.1. for more details.
Implementation Note: PRSNT# Pins
$WDPLQLPXPWKHDGGLQERDUGPXVWJURXQGRQHRIWKHWZRPRSNT[1:2]#SLQVWRLQGLFDWHWRWKHPRWKHUERDUGWKDWDERDUGLVSK\VLFDOO\LQWKHFRQQHFWRU7KHVLJQDOOHYHORIPRSNT1#DQGPRSNT2#LQIRUPWKHPRWKHUERDUGRIWKHSRZHUUHTXLUHPHQWVRIWKHDGGLQERDUG7KHDGGLQERDUGPD\VLPSO\WLHPRSNT1#DQGRUPRSNT2#WRJURXQGWRVLJQDOWKHDSSURSULDWHSRZHUUHTXLUHPHQWVRIWKHERDUG5HIHUWR6HFWLRQIRUGHWDLOV7KHPRWKHUERDUGSURYLGHVSXOOXSVRQWKHVHVLJQDOVWRLQGLFDWHZKHQQRERDUGLVFXUUHQWO\SUHVHQW
CLKRUN# in, o/d,s/t/s
Clock running is an optional signal used as an input for adevice to determine the status of CLK and an open drainoutput used by the device to request starting or speeding upCLK.
CLKRUN# is a sustained tri-state signal used by thecentral resource to request permission to stop or slow CLK.The central resource is responsible for maintainingCLKRUN# in the asserted state when CLK is running anddeasserts CLKRUN# to request permission to stop or slowCLK. The central resource must provide the pullup forCLKRUN#.
Implementation Note: CLKRUN#
CLKRUN#LVDQRSWLRQDOVLJQDOXVHGLQWKH3&,PRELOHHQYLURQPHQWDQGQRWGHILQHGIRUWKHFRQQHFWRU'HWDLOVRIWKHCLKRUN#SURWRFRODQGRWKHUPRELOHGHVLJQFRQVLGHUDWLRQVDUHGLVFXVVHGLQWKH3&,0RELOH'HVLJQ*XLGH
Revision 2.2
16
M66EN in The 66MHZ_ENABLE pin indicates to a device whether thebus segment is operating at 66 or 33 MHz. Refer toSection 7.5.1. for details of this signal’s operation.
PME# o/d The Power Management Event signal is an optional signalthat can be used by a device to request a change in thedevice or system power state. The assertion anddeassertion of PME# is asynchronous to CLK. This signalhas additional electrical requirements over and abovestandard open drain signals that allow it to be sharedbetween devices which are powered off and those whichare powered on. In general, this signal is bused between allPCI connectors in a system, although certainimplementations may choose to pass separate bufferedcopies of the signal to the system logic.
Devices must be enabled by software before asserting thissignal. Once asserted, the device must continue to drivethe signal low until software explicitly clears the conditionin the device.
The use of this pin is specified in the PCI Bus PowerManagement Interface Specification. The system vendormust provide a pull-up on this signal, if it allows the signalto be used. System vendors that do not use this signal arenot required to bus it between connectors or provide pull-ups on those pins.
3.3Vaux in An optional 3.3 volt auxiliary power source delivers powerto the PCI add-in card for generation of power managementevents when the main power to the card has been turned offby software.
The use of this pin is specified in the PCI Bus PowerManagement Interface Specification.
A system or add-in card that does not support PCI buspower management must treat the 3.3Vaux pin as reserved.
Implementation Note: PME# and 3.3Vaux
PME# DQG3.3VauxDUHRSWLRQDOVLJQDOVGHILQHGE\WKH3&,%XV3RZHU0DQDJHPHQW,QWHUIDFH6SHFLILFDWLRQ'HWDLOVRIWKHVHVLJQDOVFDQEHIRXQGLQWKDWGRFXPHQW
Revision 2.2
17
2.2.8. 64-Bit Bus Extension Pins (Optional)
7KHELWH[WHQVLRQSLQVDUHFROOHFWLYHO\RSWLRQDO7KDWLVLIWKHELWH[WHQVLRQLVXVHGDOOWKHSLQVLQWKLVVHFWLRQDUHUHTXLUHG
AD[63::32] t/s Address and Data are multiplexed on the same pins andprovide 32 additional bits. During an address phase (whenusing the DAC command and when REQ64# is asserted), theupper 32-bits of a 64-bit address are transferred; otherwise,these bits are reserved7 but are stable and indeterminate.During a data phase, an additional 32-bits of data aretransferred when a 64-bit transaction has been negotiated bythe assertion of REQ64# and ACK64#.
C/BE[7::4]# t/s Bus Command and Byte Enables are multiplexed on the samepins. During an address phase (when using the DACcommand and when REQ64# is asserted), the actual buscommand is transferred on C/BE[7::4]#; otherwise, these bitsare reserved and indeterminate. During a data phase,C/BE[7::4]# are Byte Enables indicating which byte lanescarry meaningful data when a 64-bit transaction has beennegotiated by the assertion of REQ64# and ACK64#.C/BE[4]# applies to byte 4 and C/BE[7]# applies to byte 7.
REQ64# s/t/s Request 64-bit Transfer, when asserted by the current busmaster, indicates it desires to transfer data using 64 bits.REQ64# also has the same timing as FRAME#. REQ64#also has meaning at the end of reset as described in Section3.8.1.
ACK64# s/t/s Acknowledge 64-bit Transfer, when actively driven by thedevice that has positively decoded its address as the target ofthe current access, indicates the target is willing to transferdata using 64 bits. ACK64# has the same timing asDEVSEL#.
PAR64 t/s Parity Upper DWORD is the even8 parity bit that protectsAD[63::32] and C/BE[7::4]#. PAR64 must be valid oneclock after each address phase on any transaction in whichREQ64# is asserted.
PAR64 is stable and valid for 64-bit data phases one clockafter either IRDY# is asserted on a write transaction orTRDY# is asserted on a read transaction. (PAR64 has thesame timing as AD[63::32] but delayed by one clock.) Themaster drives PAR64 for address and write data phases; thetarget drives PAR64 for read data phases.
7 Reserved means reserved for future use by the PCI SIG Steering Committee. Reserved bits must not beused by any device.
8 The number of “1”s on AD[63::32], C/BE[7::4]#, and PAR64 equals an even number.
Revision 2.2
18
2.2.9. JTAG/Boundary Scan Pins (Optional)
7KH,(((6WDQGDUG7HVW$FFHVV3RUWDQG%RXQGDU\6FDQ$UFKLWHFWXUHLVLQFOXGHGDVDQRSWLRQDOLQWHUIDFHIRU3&,GHYLFHV,(((6WDQGDUGVSHFLILHVWKHUXOHVDQGSHUPLVVLRQVIRUGHVLJQLQJDQFRPSOLDQW,&,QFOXVLRQRID7HVW$FFHVV3RUW7$3RQDGHYLFHDOORZVERXQGDU\VFDQWREHXVHGIRUWHVWLQJRIWKHGHYLFHDQGWKHERDUGRQZKLFKLWLVLQVWDOOHG7KH7$3LVFRPSULVHGRIIRXUSLQVRSWLRQDOO\ILYHWKDWDUHXVHGWRLQWHUIDFHVHULDOO\ZLWKD7$3FRQWUROOHUZLWKLQWKH3&,GHYLFH
TCK in Test Clock is used to clock state information and test data intoand out of the device during operation of the TAP.
TDI in Test Data Input is used to serially shift test data and testinstructions into the device during TAP operation.
TDO out Test Output is used to serially shift test data and testinstructions out of the device during TAP operation.
TMS in Test Mode Select is used to control the state of the TAPcontroller in the device.
TRST# in Test Reset provides an asynchronous initialization of the TAPcontroller. This signal is optional in IEEE Standard 1149.1.
7KHVH7$3SLQVRSHUDWHLQWKHVDPHHOHFWULFDOHQYLURQPHQW9RU9DVWKH,2EXIIHUVRIWKHGHYLFHV3&,LQWHUIDFH7KHGULYHVWUHQJWKRIWKHTDOSLQLVQRWUHTXLUHGWREHWKHVDPHDVVWDQGDUG3&,EXVSLQVTDOGULYHVWUHQJWKVKRXOGEHVSHFLILHGLQWKHGHYLFHVGDWDVKHHW
7KHV\VWHPYHQGRULVUHVSRQVLEOHIRUWKHGHVLJQDQGRSHUDWLRQRIWKHVHULDOFKDLQVULQJVUHTXLUHGLQWKHV\VWHP7KHVLJQDOVDUHVXSSOHPHQWDU\WRWKH3&,EXVDQGDUHQRWRSHUDWHGLQDPXOWLGURSIDVKLRQ7\SLFDOO\DQULQJLVFUHDWHGE\FRQQHFWLQJRQHGHYLFHVTDOSLQWRDQRWKHUGHYLFHVTDISLQWRFUHDWHDVHULDOFKDLQRIGHYLFHV,QWKLVDSSOLFDWLRQWKH,&VUHFHLYHWKHVDPHTCKTMSDQGRSWLRQDOTRST#VLJQDOV7KHHQWLUHULQJRUULQJVLVDUHFRQQHFWHGHLWKHUWRDPRWKHUERDUGWHVWFRQQHFWRUIRUWHVWSXUSRVHVRUWRDUHVLGHQW&RQWUROOHU,&
7KH3&,VSHFLILFDWLRQVXSSRUWVH[SDQVLRQERDUGVZLWKDFRQQHFWRUWKDWLQFOXGHV%RXQGDU\6FDQVLJQDOV0HWKRGVRIFRQQHFWLQJDQGXVLQJWKHWHVWULQJVLQDV\VWHPZLWKH[SDQVLRQERDUGVLQFOXGH
• 2QO\XVHWKHULQJRQWKHH[SDQVLRQERDUGGXULQJPDQXIDFWXULQJWHVWRIWKHH[SDQVLRQERDUG,QWKLVFDVHWKHULQJRQWKHPRWKHUERDUGZRXOGQRWEHFRQQHFWHGWRWKHVLJQDOVIRUWKHH[SDQVLRQERDUGV7KHPRWKHUERDUGZRXOGEHWHVWHGE\LWVHOIGXULQJPDQXIDFWXULQJ
• )RUHDFKH[SDQVLRQERDUGFRQQHFWRULQDV\VWHPFUHDWHDVHSDUDWHULQJRQWKHPRWKHUERDUG)RUH[DPSOHZLWKWZRH[SDQVLRQERDUGFRQQHFWRUVWKHUHZRXOGEHWKUHHULQJVRQWKHPRWKHUERDUG
• 8WLOL]HDQ,&WKDWDOORZVIRUKLHUDUFKLFDOPXOWLGURSDGGUHVVDELOLW\7KHVH,&VZRXOGEHDEOHWRKDQGOHWKHPXOWLSOHULQJVDQGDOORZPXOWLGURSDGGUHVVDELOLW\DQGRSHUDWLRQ
([SDQVLRQERDUGVWKDWGRQRWVXSSRUWWKH,(((6WDQGDUGLQWHUIDFHPXVWKDUGZLUHWKHERDUGVTDISLQWRLWVTDOSLQ
Revision 2.2
19
2.3. Sideband Signals3&,SURYLGHVDOOEDVLFWUDQVIHUPHFKDQLVPVH[SHFWHGRIDJHQHUDOSXUSRVHPXOWLPDVWHU,2EXV+RZHYHULWGRHVQRWSUHFOXGHWKHRSSRUWXQLW\IRUSURGXFWVSHFLILFIXQFWLRQSHUIRUPDQFHHQKDQFHPHQWVYLDVLGHEDQGVLJQDOV$VLGHEDQGVLJQDOLVORRVHO\GHILQHGDVDQ\VLJQDOQRWSDUWRIWKH3&,VSHFLILFDWLRQWKDWFRQQHFWVWZRRUPRUH3&,FRPSOLDQWDJHQWVDQGKDVPHDQLQJRQO\WRWKHVHDJHQWV6LGHEDQGVLJQDOVDUHSHUPLWWHGIRUWZRRUPRUHGHYLFHVWRFRPPXQLFDWHVRPHDVSHFWRIWKHLUGHYLFHVSHFLILFVWDWHLQRUGHUWRLPSURYHWKHRYHUDOOHIIHFWLYHQHVVRI3&,XWLOL]DWLRQRUV\VWHPRSHUDWLRQ
1RSLQVDUHDOORZHGLQWKH3&,FRQQHFWRUIRUVLGHEDQGVLJQDOV7KHUHIRUHVLGHEDQGVLJQDOVPXVWEHOLPLWHGWRWKHSODQDUHQYLURQPHQW)XUWKHUPRUHVLGHEDQGVLJQDOVPD\QHYHUYLRODWHWKHVSHFLILHGSURWRFRORQGHILQHG3&,VLJQDOVRUFDXVHWKHVSHFLILHGSURWRFROWREHYLRODWHG
2.4. Central Resource Functions7KURXJKRXWWKLVVSHFLILFDWLRQWKHWHUPFHQWUDOUHVRXUFHLVXVHGWRGHVFULEHEXVVXSSRUWIXQFWLRQVVXSSOLHGE\WKHKRVWV\VWHPW\SLFDOO\LQD3&,FRPSOLDQWEULGJHRUVWDQGDUGFKLSVHW7KHVHIXQFWLRQVLQFOXGHEXWDUHQRWOLPLWHGWRWKHIROORZLQJ
• &HQWUDO$UELWUDWLRQREQ#LVDQLQSXWDQGGNT#LVDQRXWSXW
• 5HTXLUHGVLJQDOSXOOXSVDVGHVFULEHGLQ6HFWLRQDQGNHHSHUVDVGHVFULEHGLQ6HFWLRQ
• 6XEWUDFWLYH'HFRGH2QO\RQHDJHQWRQD3&,EXVFDQXVHVXEWUDFWLYHGHFRGHDQGZRXOGW\SLFDOO\EHDEULGJHWRDVWDQGDUGH[SDQVLRQEXVUHIHUWR6HFWLRQ
• &RQYHUWSURFHVVRUWUDQVDFWLRQLQWRDFRQILJXUDWLRQWUDQVDFWLRQ
• *HQHUDWLRQRIWKHLQGLYLGXDOIDSELVLJQDOVWRHDFKGHYLFHIRUV\VWHPFRQILJXUDWLRQ
• 'ULYLQJREQ64#GXULQJUHVHW
Revision 2.2
20
Revision 2.2
21
Chapter 3Bus Operation
3.1. Bus Commands%XVFRPPDQGVLQGLFDWHWRWKHWDUJHWWKHW\SHRIWUDQVDFWLRQWKHPDVWHULVUHTXHVWLQJ%XVFRPPDQGVDUHHQFRGHGRQWKHC/BE[3::0]#OLQHVGXULQJWKHDGGUHVVSKDVH
3.1.1. Command Definition
3&,EXVFRPPDQGHQFRGLQJVDQGW\SHVDUHOLVWHGEHORZIROORZHGE\DEULHIGHVFULSWLRQRIHDFK1RWH7KHFRPPDQGHQFRGLQJVDUHDVYLHZHGRQWKHEXVZKHUHDLQGLFDWHVDKLJKYROWDJHDQGLVDORZYROWDJH%\WHHQDEOHVDUHDVVHUWHGZKHQ
C/BE[3::0]# Command Type
0000000100100011010001010110011110001001101010111100110111101111
Interrupt AcknowledgeSpecial CycleI/O ReadI/O WriteReservedReservedMemory ReadMemory WriteReservedReservedConfiguration ReadConfiguration WriteMemory Read MultipleDual Address CycleMemory Read LineMemory Write and Invalidate
7KH,QWHUUXSW$FNQRZOHGJHFRPPDQGLVDUHDGLPSOLFLWO\DGGUHVVHGWRWKHV\VWHPLQWHUUXSWFRQWUROOHU7KHDGGUHVVELWVDUHORJLFDOGRQWFDUHVGXULQJWKHDGGUHVVSKDVHDQGWKHE\WHHQDEOHVLQGLFDWHWKHVL]HRIWKHYHFWRUWREHUHWXUQHG
Revision 2.2
22
7KH6SHFLDO&\FOHFRPPDQGSURYLGHVDVLPSOHPHVVDJHEURDGFDVWPHFKDQLVPRQ3&,,WLVGHVLJQHGWREHXVHGDVDQDOWHUQDWLYHWRSK\VLFDOVLJQDOVZKHQVLGHEDQGFRPPXQLFDWLRQLVQHFHVVDU\7KLVPHFKDQLVPLVIXOO\GHVFULEHGLQ6HFWLRQ
7KH,25HDGFRPPDQGLVXVHGWRUHDGGDWDIURPDQDJHQWPDSSHGLQ,2$GGUHVV6SDFHAD[31::00]SURYLGHDE\WHDGGUHVV$OOELWVPXVWEHGHFRGHG7KHE\WHHQDEOHVLQGLFDWHWKHVL]HRIWKHWUDQVIHUDQGPXVWEHFRQVLVWHQWZLWKWKHE\WHDGGUHVV
7KH,2:ULWHFRPPDQGLVXVHGWRZULWHGDWDWRDQDJHQWPDSSHGLQ,2$GGUHVV6SDFH$OOELWVPXVWEHGHFRGHG7KHE\WHHQDEOHVLQGLFDWHWKHVL]HRIWKHWUDQVIHUDQGPXVWEHFRQVLVWHQWZLWKWKHE\WHDGGUHVV
5HVHUYHGFRPPDQGHQFRGLQJVDUHUHVHUYHGIRUIXWXUHXVH3&,WDUJHWVPXVWQRWDOLDVUHVHUYHGFRPPDQGVZLWKRWKHUFRPPDQGV7DUJHWVPXVWQRWUHVSRQGWRUHVHUYHGHQFRGLQJV,IDUHVHUYHGHQFRGLQJLVXVHGRQWKHLQWHUIDFHWKHDFFHVVW\SLFDOO\ZLOOEHWHUPLQDWHGZLWK0DVWHU$ERUW
7KH0HPRU\5HDGFRPPDQGLVXVHGWRUHDGGDWDIURPDQDJHQWPDSSHGLQWKH0HPRU\$GGUHVV6SDFH7KHWDUJHWLVIUHHWRGRDQDQWLFLSDWRU\UHDGIRUWKLVFRPPDQGRQO\LILWFDQJXDUDQWHHWKDWVXFKDUHDGZLOOKDYHQRVLGHHIIHFWV)XUWKHUPRUHWKHWDUJHWPXVWHQVXUHWKHFRKHUHQF\ZKLFKLQFOXGHVRUGHULQJRIDQ\GDWDUHWDLQHGLQWHPSRUDU\EXIIHUVDIWHUWKLV3&,WUDQVDFWLRQLVFRPSOHWHG6XFKEXIIHUVPXVWEHLQYDOLGDWHGEHIRUHDQ\V\QFKURQL]DWLRQHYHQWVHJXSGDWLQJDQ,2VWDWXVUHJLVWHURUPHPRU\IODJDUHSDVVHGWKURXJKWKLVDFFHVVSDWK
7KH0HPRU\:ULWHFRPPDQGLVXVHGWRZULWHGDWDWRDQDJHQWPDSSHGLQWKH0HPRU\$GGUHVV6SDFH:KHQWKHWDUJHWUHWXUQVUHDG\LWKDVDVVXPHGUHVSRQVLELOLW\IRUWKHFRKHUHQF\ZKLFKLQFOXGHVRUGHULQJRIWKHVXEMHFWGDWD7KLVFDQEHGRQHHLWKHUE\LPSOHPHQWLQJWKLVFRPPDQGLQDIXOO\V\QFKURQRXVPDQQHURUE\LQVXULQJDQ\VRIWZDUHWUDQVSDUHQWSRVWLQJEXIIHUZLOOEHIOXVKHGEHIRUHV\QFKURQL]DWLRQHYHQWVHJXSGDWLQJDQ,2VWDWXVUHJLVWHURUPHPRU\IODJDUHSDVVHGWKURXJKWKLVDFFHVVSDWK7KLVLPSOLHVWKDWWKHPDVWHULVIUHHWRFUHDWHDV\QFKURQL]DWLRQHYHQWLPPHGLDWHO\DIWHUXVLQJWKLVFRPPDQG
7KH&RQILJXUDWLRQ5HDGFRPPDQGLVXVHGWRUHDGWKH&RQILJXUDWLRQ6SDFHRIHDFKDJHQW$QDJHQWLVVHOHFWHGGXULQJDFRQILJXUDWLRQDFFHVVZKHQLWVIDSELVLJQDOLVDVVHUWHGDQGAD[1::0]DUH'XULQJWKHDGGUHVVSKDVHRIDFRQILJXUDWLRQWUDQVDFWLRQAD[7::2]DGGUHVVRQHRIWKH':25'UHJLVWHUVZKHUHE\WHHQDEOHVDGGUHVVWKHE\WHVZLWKLQHDFK':25'LQ&RQILJXUDWLRQ6SDFHRIHDFKGHYLFHDQGAD[31::11]DUHORJLFDOGRQWFDUHVWRWKHVHOHFWHGDJHQWUHIHUWR6HFWLRQAD[10::08]LQGLFDWHZKLFKGHYLFHRIDPXOWLIXQFWLRQDJHQWLVEHLQJDGGUHVVHG
7KH&RQILJXUDWLRQ:ULWHFRPPDQGLVXVHGWRWUDQVIHUGDWDWRWKH&RQILJXUDWLRQ6SDFHRIHDFKDJHQW$GGUHVVLQJIRUFRQILJXUDWLRQZULWHWUDQVDFWLRQVLVWKHVDPHDVIRUFRQILJXUDWLRQUHDGWUDQVDFWLRQV
7KH0HPRU\5HDG0XOWLSOHFRPPDQGLVVHPDQWLFDOO\LGHQWLFDOWRWKH0HPRU\5HDGFRPPDQGH[FHSWWKDWLWDGGLWLRQDOO\LQGLFDWHVWKDWWKHPDVWHUPD\LQWHQGWRIHWFKPRUHWKDQRQHFDFKHOLQHEHIRUHGLVFRQQHFWLQJ7KHPHPRU\FRQWUROOHUFRQWLQXHVSLSHOLQLQJPHPRU\UHTXHVWVDVORQJDVFRAME#LVDVVHUWHG7KLVFRPPDQGLVLQWHQGHGWREHXVHGZLWKEXONVHTXHQWLDOGDWDWUDQVIHUVZKHUHWKHPHPRU\V\VWHPDQGWKHUHTXHVWLQJPDVWHUPLJKWJDLQVRPHSHUIRUPDQFHDGYDQWDJHE\VHTXHQWLDOO\UHDGLQJDKHDGRQHRUPRUHDGGLWLRQDOFDFKHOLQHVZKHQDVRIWZDUHWUDQVSDUHQWEXIIHULVDYDLODEOHIRUWHPSRUDU\VWRUDJH
7KH'XDO$GGUHVV&\FOH'$&FRPPDQGLVXVHGWRWUDQVIHUDELWDGGUHVVWRGHYLFHVWKDWVXSSRUWELWDGGUHVVLQJZKHQWKHDGGUHVVLVQRWLQWKHORZ*%DGGUHVVVSDFH
Revision 2.2
23
7DUJHWVWKDWVXSSRUWRQO\ELWDGGUHVVHVPXVWWUHDWWKLVFRPPDQGDVUHVHUYHGDQGQRWUHVSRQGWRWKHFXUUHQWWUDQVDFWLRQLQDQ\ZD\
7KH0HPRU\5HDG/LQHFRPPDQGLVVHPDQWLFDOO\LGHQWLFDOWRWKH0HPRU\5HDGFRPPDQGH[FHSWWKDWLWDGGLWLRQDOO\LQGLFDWHVWKDWWKHPDVWHULQWHQGVWRIHWFKDFRPSOHWHFDFKHOLQH7KLVFRPPDQGLVLQWHQGHGWREHXVHGZLWKEXONVHTXHQWLDOGDWDWUDQVIHUVZKHUHWKHPHPRU\V\VWHPDQGWKHUHTXHVWLQJPDVWHUPLJKWJDLQVRPHSHUIRUPDQFHDGYDQWDJHE\UHDGLQJXSWRDFDFKHOLQHERXQGDU\LQUHVSRQVHWRWKHUHTXHVWUDWKHUWKDQDVLQJOHPHPRU\F\FOH$VZLWKWKH0HPRU\5HDGFRPPDQGSUHIHWFKHGEXIIHUVPXVWEHLQYDOLGDWHGEHIRUHDQ\V\QFKURQL]DWLRQHYHQWVDUHSDVVHGWKURXJKWKLVDFFHVVSDWK
7KH0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGLVVHPDQWLFDOO\LGHQWLFDOWRWKH0HPRU\:ULWHFRPPDQGH[FHSWWKDWLWDGGLWLRQDOO\JXDUDQWHHVDPLQLPXPWUDQVIHURIRQHFRPSOHWHFDFKHOLQHLHWKHPDVWHULQWHQGVWRZULWHDOOE\WHVZLWKLQWKHDGGUHVVHGFDFKHOLQHLQDVLQJOH3&,WUDQVDFWLRQXQOHVVLQWHUUXSWHGE\WKHWDUJHW1RWH$OOE\WHHQDEOHVPXVWEHDVVHUWHGGXULQJHDFKGDWDSKDVHIRUWKLVFRPPDQG7KHPDVWHUPD\DOORZWKHWUDQVDFWLRQWRFURVVDFDFKHOLQHERXQGDU\RQO\LILWLQWHQGVWRWUDQVIHUWKHHQWLUHQH[WOLQHDOVR7KLVFRPPDQGUHTXLUHVLPSOHPHQWDWLRQRIDFRQILJXUDWLRQUHJLVWHULQWKHPDVWHULQGLFDWLQJWKHFDFKHOLQHVL]HUHIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQDQGPD\RQO\EHXVHGZLWK/LQHDU%XUVW2UGHULQJUHIHUWR6HFWLRQ,WDOORZVDPHPRU\SHUIRUPDQFHRSWLPL]DWLRQE\LQYDOLGDWLQJDGLUW\OLQHLQDZULWHEDFNFDFKHZLWKRXWUHTXLULQJWKHDFWXDOZULWHEDFNF\FOHWKXVVKRUWHQLQJDFFHVVWLPH
3.1.2. Command Usage Rules
$OO3&,GHYLFHVH[FHSWKRVWEXVEULGJHVDUHUHTXLUHGWRUHVSRQGDVDWDUJHWWRFRQILJXUDWLRQUHDGDQGZULWHFRPPDQGV$OORWKHUFRPPDQGVDUHRSWLRQDO
$PDVWHUPD\LPSOHPHQWWKHRSWLRQDOFRPPDQGVDVQHHGHG$WDUJHWPD\DOVRLPSOHPHQWWKHRSWLRQDOFRPPDQGVDVQHHGHGEXWLILWLPSOHPHQWVEDVLFPHPRU\FRPPDQGVLWPXVWVXSSRUWDOOWKHPHPRU\FRPPDQGVLQFOXGLQJ0HPRU\:ULWHDQG,QYDOLGDWH0HPRU\5HDG/LQHDQG0HPRU\5HDG0XOWLSOH,IQRWIXOO\LPSOHPHQWHGWKHVHSHUIRUPDQFHRSWLPL]LQJFRPPDQGVPXVWEHDOLDVHGWRWKHEDVLFPHPRU\FRPPDQGV)RUH[DPSOHDWDUJHWPD\QRWLPSOHPHQWWKH0HPRU\5HDG/LQHFRPPDQGKRZHYHULWPXVWDFFHSWWKHUHTXHVWLIWKHDGGUHVVLVGHFRGHGIRUDPHPRU\DFFHVVDQGWUHDWLWDVD0HPRU\5HDGFRPPDQG6LPLODUO\DWDUJHWPD\QRWLPSOHPHQWWKH0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGEXWPXVWDFFHSWWKHUHTXHVWLIWKHDGGUHVVLVGHFRGHGIRUDPHPRU\DFFHVVDQGWUHDWLWDVD0HPRU\:ULWHFRPPDQG
)RUEORFNGDWDWUDQVIHUVWRIURPV\VWHPPHPRU\0HPRU\:ULWHDQG,QYDOLGDWH0HPRU\5HDG/LQHDQG0HPRU\5HDG0XOWLSOHDUHWKHUHFRPPHQGHGFRPPDQGVIRUPDVWHUVFDSDEOHRIVXSSRUWLQJWKHP7KH0HPRU\5HDGRU0HPRU\:ULWHFRPPDQGVFDQEHXVHGLIIRUVRPHUHDVRQWKHPDVWHULVQRWFDSDEOHRIXVLQJWKHSHUIRUPDQFHRSWLPL]LQJFRPPDQGV)RUPDVWHUVXVLQJWKHPHPRU\UHDGFRPPDQGVDQ\OHQJWKDFFHVVZLOOZRUNIRUDOOFRPPDQGVKRZHYHUWKHSUHIHUUHGXVHLVVKRZQEHORZ
:KLOH0HPRU\:ULWHDQG,QYDOLGDWHLVWKHRQO\FRPPDQGWKDWUHTXLUHVLPSOHPHQWDWLRQRIWKH&DFKHOLQH6L]HUHJLVWHULWLVVWURQJO\VXJJHVWHGWKHPHPRU\UHDGFRPPDQGVXVHLWDVZHOO$EULGJHWKDWSUHIHWFKHVLVUHVSRQVLEOHIRUDQ\ODWHQWGDWDQRWFRQVXPHGE\WKHPDVWHU
0HPRU\FRPPDQGUHFRPPHQGDWLRQVYDU\GHSHQGLQJRQWKHFKDUDFWHULVWLFVRIWKHPHPRU\ORFDWLRQDQGWKHDPRXQWRIGDWDEHLQJUHDG0HPRU\ORFDWLRQVDUHFKDUDFWHUL]HGDVHLWKHUSUHIHWFKDEOHRUQRQSUHIHWFKDEOH3UHIHWFKDEOHPHPRU\KDVWKHIROORZLQJFKDUDFWHULVWLFV
Revision 2.2
24
• 7KHUHDUHQRVLGHHIIHFWVRIDUHDGRSHUDWLRQ7KHUHDGRSHUDWLRQFDQQRWEHGHVWUXFWLYHWRHLWKHUWKHGDWDRUDQ\RWKHUVWDWHLQIRUPDWLRQ)RUH[DPSOHD),)2WKDWDGYDQFHVWRWKHQH[WGDWDZKHQUHDGZRXOGQRWEHSUHIHWFKDEOH6LPLODUO\DORFDWLRQWKDWFOHDUHGDVWDWXVELWZKHQUHDGZRXOGQRWEHSUHIHWFKDEOH
• :KHQUHDGWKHGHYLFHLVUHTXLUHGWRUHWXUQDOOE\WHVUHJDUGOHVVRIWKHE\WHHQDEOHVIRXURUHLJKWGHSHQGLQJXSRQWKHZLGWKRIWKHGDWDWUDQVIHUUHIHUWR6HFWLRQ
• %ULGJHVDUHSHUPLWWHGWRPHUJHZULWHVLQWRWKLVUDQJHUHIHUWR6HFWLRQ
$OORWKHUPHPRU\LVFRQVLGHUHGWREHQRQSUHIHWFKDEOH
7KHSUHIHUUHGXVHRIWKHUHDGFRPPDQGVLV
0HPRU\5HDG :KHQUHDGLQJGDWDLQDQDGGUHVVUDQJHWKDWKDVVLGHHIIHFWVQRWSUHIHWFKDEOHRUUHDGLQJDVLQJOH':25'
0HPRU\5HDG/LQH 5HDGLQJPRUHWKDQD':25'XSWRWKHQH[WFDFKHOLQHERXQGDU\LQDSUHIHWFKDEOHDGGUHVVVSDFH
0HPRU\5HDG0XOWLSOH 5HDGLQJDEORFNZKLFKFURVVHVDFDFKHOLQHERXQGDU\VWD\RQHFDFKHOLQHDKHDGRIWKHPDVWHULISRVVLEOHRIGDWDLQDSUHIHWFKDEOHDGGUHVVUDQJH
7KHWDUJHWVKRXOGWUHDWWKHUHDGFRPPDQGVWKHVDPHHYHQWKRXJKWKH\GRQRWDGGUHVVWKHILUVW':25'RIWKHFDFKHOLQH)RUH[DPSOHDWDUJHWWKDWLVDGGUHVVHGDW':25'LQVWHDGRI':25'VKRXOGRQO\SUHIHWFKWRWKHHQGRIWKHFXUUHQWFDFKHOLQH,IWKH&DFKHOLQH6L]HUHJLVWHULVQRWLPSOHPHQWHGWKHQWKHPDVWHUVKRXOGDVVXPHDFDFKHOLQHVL]HRIHLWKHURUE\WHVDQGXVHWKHUHDGFRPPDQGVUHFRPPHQGHGDERYH7KLVDVVXPHVOLQHDUEXUVWRUGHULQJ
Implementation Note: Using Read Commands
'LIIHUHQWUHDGFRPPDQGVZLOOKDYHGLIIHUHQWDIIHFWVRQV\VWHPSHUIRUPDQFHEHFDXVHKRVWEULGJHVDQG3&,WR3&,EULGJHVPXVWWUHDWWKHFRPPDQGVGLIIHUHQWO\:KHQWKH0HPRU\5HDGFRPPDQGLVXVHGDEULGJHZLOOJHQHUDOO\REWDLQRQO\WKHGDWDWKHPDVWHUUHTXHVWHGDQGQRPRUHVLQFHDVLGHHIIHFWPD\H[LVW7KHEULGJHFDQQRWUHDGPRUHEHFDXVHLWGRHVQRWNQRZZKLFKE\WHVDUHUHTXLUHGIRUWKHQH[WGDWDSKDVH7KDWLQIRUPDWLRQLVQRWDYDLODEOHXQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV+RZHYHUIRU0HPRU\5HDG/LQHDQG0HPRU\5HDG0XOWLSOHWKHPDVWHUJXDUDQWHHVWKDWWKHDGGUHVVUDQJHLVSUHIHWFKDEOHDQGWKHUHIRUHWKHEULGJHFDQREWDLQPRUHGDWDWKDQWKHPDVWHUDFWXDOO\UHTXHVWHG7KLVSURFHVVLQFUHDVHVV\VWHPSHUIRUPDQFHZKHQWKHEULGJHFDQSUHIHWFKDQGWKHPDVWHUUHTXLUHVPRUHWKDQDVLQJOH':25'5HIHUWRWKH3&,3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQIRUDGGLWLRQDOGHWDLOVDQGVSHFLDOFDVHV
$VDQH[DPSOHVXSSRVHDPDVWHUQHHGHGWRUHDGWKUHH':25'VIURPDWDUJHWRQWKHRWKHUVLGHRID3&,WR3&,EULGJH,IWKHPDVWHUXVHGWKH0HPRU\5HDGFRPPDQGWKHEULGJHFRXOGQRWEHJLQUHDGLQJWKHVHFRQG':25'IURPWKHWDUJHWEHFDXVHLWGRHVQRWKDYHWKHQH[WVHWRIE\WHHQDEOHVDQGWKHUHIRUHZLOOWHUPLQDWHWKHWUDQVDFWLRQDIWHUDVLQJOHGDWDWUDQVIHU,IKRZHYHUWKHPDVWHUXVHGWKH0HPRU\5HDG/LQHFRPPDQGWKHEULGJHZRXOGEHIUHHWREXUVWGDWDIURPWKHWDUJHWWKURXJKWKHHQGRIWKHFDFKHOLQHDOORZLQJWKHGDWDWRIORZWRWKHPDVWHUPRUHTXLFNO\
7KH0HPRU\5HDG0XOWLSOHFRPPDQGDOORZVEULGJHVWRSUHIHWFKGDWDIDUWKHUDKHDGRIWKHPDVWHUWKHUHE\LQFUHDVLQJWKHFKDQFHVWKDWDEXUVWWUDQVIHUFDQEHVXVWDLQHG
Revision 2.2
25
,WLVKLJKO\UHFRPPHQGHGWKDWWKH&DFKHOLQH6L]HUHJLVWHUEHLPSOHPHQWHGWRHQVXUHFRUUHFWXVHRIWKHUHDGFRPPDQGV7KH&DFKHOLQH6L]HUHJLVWHUPXVWEHLPSOHPHQWHGZKHQXVLQJWKHRSWLRQDO&DFKHOLQH:UDSPRGHEXUVWRUGHULQJ
8VLQJWKHFRUUHFWUHDGFRPPDQGJLYHVRSWLPDOSHUIRUPDQFH,IKRZHYHUQRWDOOUHDGFRPPDQGVDUHLPSOHPHQWHGWKHQFKRRVHWKHRQHVZKLFKZRUNWKHEHVWPRVWRIWKHWLPH)RUH[DPSOHLIWKHODUJHPDMRULW\RIDFFHVVHVE\WKHPDVWHUUHDGHQWLUHFDFKHOLQHVDQGRQO\DVPDOOQXPEHURIDFFHVVHVUHDGPRUHWKDQDFDFKHOLQHLWZRXOGEHUHDVRQDEOHIRUWKHGHYLFHWRRQO\XVHWKH0HPRU\5HDG/LQHFRPPDQGIRUERWKW\SHVRIDFFHVVHV
$EULGJHWKDWSUHIHWFKHVLVUHVSRQVLEOHIRUDQ\ODWHQWGDWDQRWFRQVXPHGE\WKHPDVWHU7KHVLPSOHVWZD\IRUWKHEULGJHWRFRUUHFWO\KDQGOHODWHQWGDWDLVWRVLPSO\PDUNLWLQYDOLGDWWKHHQGRIWKHFXUUHQWWUDQVDFWLRQ
Implementation Note: Stale-Data Problems Caused By NotDiscarding Prefetch Data
6XSSRVHD&38KDVWZREXIIHUVLQDGMDFHQWPDLQPHPRU\ORFDWLRQV7KH&38SUHSDUHVDPHVVDJHIRUDEXVPDVWHULQWKHILUVWEXIIHUDQGWKHQVLJQDOVWKHEXVPDVWHUWRSLFNXSWKHPHVVDJH:KHQWKHEXVPDVWHUUHDGVLWVPHVVDJHDEULGJHEHWZHHQWKHEXVPDVWHUDQGPDLQPHPRU\SUHIHWFKHVVXEVHTXHQWDGGUHVVHVLQFOXGLQJWKHVHFRQGEXIIHUORFDWLRQ
6RPHWLPHODWHUWKH&38SUHSDUHVDVHFRQGPHVVDJHXVLQJWKHVHFRQGEXIIHULQPDLQPHPRU\DQGVLJQDOVWKHEXVPDVWHUWRFRPHDQGJHWLW,IWKHLQWHUYHQLQJEULGJHKDVQRWIOXVKHGWKHEDODQFHRIWKHSUHYLRXVSUHIHWFKWKHQZKHQWKHPDVWHUDWWHPSWVWRUHDGWKHVHFRQGEXIIHUWKHEULGJHPD\GHOLYHUVWDOHGDWD
6LPLODUO\LIDGHYLFHZHUHWRSROODPHPRU\ORFDWLRQEHKLQGDEULGJHWKHGHYLFHZRXOGQHYHUREVHUYHDQHZYDOXHRIWKHORFDWLRQLIWKHEULGJHGLGQRWIOXVKWKHEXIIHUDIWHUHDFKWLPHWKHGHYLFHUHDGLW
Revision 2.2
26
3.2. PCI Protocol Fundamentals7KHEDVLFEXVWUDQVIHUPHFKDQLVPRQ3&,LVDEXUVW$EXUVWLVFRPSRVHGRIDQDGGUHVVSKDVHDQGRQHRUPRUHGDWDSKDVHV3&,VXSSRUWVEXUVWVLQERWK0HPRU\DQG,2$GGUHVV6SDFHV
$OOVLJQDOVDUHVDPSOHGRQWKHULVLQJHGJHRIWKHFORFN(DFKVLJQDOKDVDVHWXSDQGKROGDSHUWXUHZLWKUHVSHFWWRWKHULVLQJFORFNHGJHLQZKLFKWUDQVLWLRQVDUHQRWDOORZHG2XWVLGHWKLVDSHUWXUHVLJQDOYDOXHVRUWUDQVLWLRQVKDYHQRVLJQLILFDQFH7KLVDSHUWXUHRFFXUVRQO\RQTXDOLILHGULVLQJFORFNHGJHVIRUAD[31::00]AD[63::32]PARPAR64DQGIDSELVLJQDOVDQGRQHYHU\ULVLQJFORFNHGJHIRULOCK#, IRDY#TRDY#FRAME#DEVSEL#STOP#REQ#GNT#REQ64#ACK64#SERR#RQWKHIDOOLQJHGJHRISERR#RQO\DQGPERR#C/BE[3::0]#C/BE[7::4]#DVEXVFRPPDQGVDUHTXDOLILHGRQWKHFORFNHGJHWKDWFRAME#LVILUVWDVVHUWHGC/BE[3::0]#C/BE[7::4]#DVE\WHHQDEOHVDUHTXDOLILHGRQHDFKULVLQJFORFNHGJHIROORZLQJWKHFRPSOHWLRQRIDQDGGUHVVSKDVHRUGDWDSKDVHDQGUHPDLQYDOLGWKHHQWLUHGDWDSKDVHRST#INTA#INTB#INTC#DQGINTD#DUHQRWTXDOLILHGQRUV\QFKURQRXV
3.2.1. Basic Transfer Control
7KHIXQGDPHQWDOVRIDOO3&,GDWDWUDQVIHUVDUHFRQWUROOHGZLWKWKUHHVLJQDOVVHH)LJXUH
FRAME# is driven by the master to indicate the beginning and end of atransaction.
IRDY# is driven by the master to indicate that it is ready to transfer data.
TRDY# is driven by the target to indicate that it is ready to transfer data.
7KHLQWHUIDFHLVLQWKH,GOHVWDWHZKHQERWKFRAME#DQGIRDY#DUHGHDVVHUWHG7KHILUVWFORFNHGJHRQZKLFKFRAME#LVDVVHUWHGLVWKHDGGUHVVSKDVHDQGWKHDGGUHVVDQGEXVFRPPDQGFRGHDUHWUDQVIHUUHGRQWKDWFORFNHGJH7KHQH[WFORFNHGJHEHJLQVWKHILUVWRIRQHRUPRUHGDWDSKDVHVGXULQJZKLFKGDWDLVWUDQVIHUUHGEHWZHHQPDVWHUDQGWDUJHWRQHDFKFORFNHGJHIRUZKLFKERWKIRDY#DQGTRDY#DUHDVVHUWHG:DLWF\FOHVPD\EHLQVHUWHGLQDGDWDSKDVHE\HLWKHUWKHPDVWHURUWKHWDUJHWZKHQIRDY# RUTRDY#LVGHDVVHUWHG
7KHVRXUFHRIWKHGDWDLVUHTXLUHGWRDVVHUWLWV[RDY#VLJQDOXQFRQGLWLRQDOO\ZKHQGDWDLVYDOLGIRDY#RQDZULWHWUDQVDFWLRQTRDY#RQDUHDGWUDQVDFWLRQ7KHUHFHLYLQJDJHQWPD\GHOD\WKHDVVHUWLRQRILWV[RDY#ZKHQLWLVQRWUHDG\WRDFFHSWGDWD:KHQGHOD\LQJWKHDVVHUWLRQRILWV[RDY#WKHWDUJHWDQGPDVWHUPXVWPHHWWKHODWHQF\UHTXLUHPHQWVVSHFLILHGLQ6HFWLRQVDQG,QDOOFDVHVGDWDLVRQO\WUDQVIHUUHGZKHQIRDY#DQGTRDY#DUHERWKDVVHUWHGRQWKHVDPHULVLQJFORFNHGJH
9 The only exceptions are 567,17$,17%,17& and ,17'which are discussed inSections 2.2.1. and 2.2.6.
10 3$5 and 3$5 are treated like an $' line delayed by one clock.
11 The notion of qualifying $' and ,'6(/ signals is fully defined in Section 3.6.3.
12 Note: The address phase consists of two clocks when the command is the Dual Address Cycle (DAC).
Revision 2.2
27
2QFHDPDVWHUKDVDVVHUWHGIRDY#LWFDQQRWFKDQJHIRDY#RUFRAME#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHVUHJDUGOHVVRIWKHVWDWHRITRDY#2QFHDWDUJHWKDVDVVHUWHGTRDY#RUSTOP#LWFDQQRWFKDQJHDEVSEL#TRDY#RUSTOP#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV1HLWKHUWKHPDVWHUQRUWKHWDUJHWFDQFKDQJHLWVPLQGRQFHLWKDVFRPPLWWHGWRWKHFXUUHQWGDWDWUDQVIHUXQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV$GDWDSKDVHFRPSOHWHVZKHQIRDY#DQG>TRDY#RUSTOP#@DUHDVVHUWHG'DWDPD\RUPD\QRWWUDQVIHUGHSHQGLQJRQWKHVWDWHRITRDY#
$WVXFKWLPHDVWKHPDVWHULQWHQGVWRFRPSOHWHRQO\RQHPRUHGDWDWUDQVIHUZKLFKFRXOGEHLPPHGLDWHO\DIWHUWKHDGGUHVVSKDVHFRAME#LVGHDVVHUWHGDQGIRDY#LVDVVHUWHGLQGLFDWLQJWKHPDVWHULVUHDG\$IWHUWKHWDUJHWLQGLFDWHVWKDWLWLVUHDG\WRFRPSOHWHWKHILQDOGDWDWUDQVIHUTRDY#LVDVVHUWHGWKHLQWHUIDFHUHWXUQVWRWKH,GOHVWDWHZLWKERWKFRAME#DQGIRDY#GHDVVHUWHG
3.2.2. Addressing
3&,GHILQHVWKUHHSK\VLFDODGGUHVVVSDFHV7KH0HPRU\DQG,2$GGUHVV6SDFHVDUHFXVWRPDU\7KH&RQILJXUDWLRQ$GGUHVV6SDFHKDVEHHQGHILQHGWRVXSSRUW3&,KDUGZDUHFRQILJXUDWLRQ$FFHVVHVWRWKLVVSDFHDUHIXUWKHUGHVFULEHGLQ6HFWLRQ
3&,WDUJHWVH[FHSWKRVWEXVEULGJHVDUHUHTXLUHGWRLPSOHPHQW%DVH$GGUHVVUHJLVWHUVWRUHTXHVWDUDQJHRIDGGUHVVHVZKLFKFDQEHXVHGWRSURYLGHDFFHVVWRLQWHUQDOUHJLVWHUVRUIXQFWLRQVUHIHUWR&KDSWHUIRUPRUHGHWDLOV7KHFRQILJXUDWLRQVRIWZDUHXVHVWKH%DVH$GGUHVVUHJLVWHUWRGHWHUPLQHKRZPXFKVSDFHDGHYLFHUHTXLUHVLQDJLYHQDGGUHVVVSDFHDQGWKHQDVVLJQVLISRVVLEOHZKHUHLQWKDWVSDFHWKHGHYLFHZLOOUHVLGH
Implementation Note: Device Address Space
,WLVKLJKO\UHFRPPHQGHGWKDWDGHYLFHUHTXHVWYLD%DVH$GGUHVVUHJLVWHUVWKDWLWVLQWHUQDOUHJLVWHUVEHPDSSHGLQWR0HPRU\6SDFHDQGQRW,26SDFH$OWKRXJKWKHXVHRI,26SDFHLVDOORZHG,26SDFHLVOLPLWHGDQGKLJKO\IUDJPHQWHGLQ3&V\VWHPVDQGZLOOEHFRPHPRUHGLIILFXOWWRDOORFDWHLQWKHIXWXUH5HTXHVWLQJ0HPRU\6SDFHLQVWHDGRI,26SDFHDOORZVDGHYLFHWREHXVHGLQDV\VWHPWKDWGRHVQRWVXSSRUW,26SDFH$GHYLFHPD\PDSLWVLQWHUQDOUHJLVWHULQWRERWK0HPRU\6SDFHDQGRSWLRQDOO\,26SDFHE\XVLQJWZR%DVH$GGUHVVUHJLVWHUVRQHIRU,2DQGWKHRWKHUIRU0HPRU\7KHV\VWHPFRQILJXUDWLRQVRIWZDUHZLOODOORFDWHLISRVVLEOHVSDFHWRHDFK%DVH$GGUHVVUHJLVWHU:KHQWKHDJHQW¶VGHYLFHGULYHULVFDOOHGLWGHWHUPLQHVZKLFKDGGUHVVVSDFHLVWREHXVHGWRDFFHVVWKHGHYLFH,IWKHSUHIHUUHGDFFHVVPHFKDQLVPLV,26SDFHDQGWKH,2%DVH$GGUHVVUHJLVWHUZDVLQLWLDOL]HGWKHQWKHGULYHUZRXOGDFFHVVWKHGHYLFHXVLQJ,2EXVWUDQVDFWLRQVWRWKH,2$GGUHVV6SDFHDVVLJQHG2WKHUZLVHWKHGHYLFHGULYHUZRXOGEHUHTXLUHGWRXVHPHPRU\DFFHVVHVWRWKHDGGUHVVVSDFHGHILQHGE\WKH0HPRU\%DVH$GGUHVVUHJLVWHU1RWH%RWK%DVH$GGUHVVUHJLVWHUVSURYLGHDFFHVVWRWKHVDPHUHJLVWHUVLQWHUQDOO\
:KHQDWUDQVDFWLRQLVLQLWLDWHGRQWKHLQWHUIDFHHDFKSRWHQWLDOWDUJHWFRPSDUHVWKHDGGUHVVZLWKLWV%DVH$GGUHVVUHJLVWHUVWRGHWHUPLQHLILWLVWKHWDUJHWRIWKHFXUUHQWWUDQVDFWLRQ,ILWLVWKHWDUJHWWKHGHYLFHDVVHUWVDEVSEL#WRFODLPWKHDFFHVV)RUPRUHGHWDLOVDERXWDEVSEL#JHQHUDWLRQUHIHUWR6HFWLRQ+RZDWDUJHWFRPSOHWHVDGGUHVVGHFRGHLQHDFKDGGUHVVVSDFHLVGLVFXVVHGLQWKHIROORZLQJVHFWLRQV
Revision 2.2
28
3.2.2.1. I/O Space Decoding
,QWKH,2$GGUHVV6SDFHDOOADOLQHVDUHXVHGWRSURYLGHDIXOOE\WHDGGUHVV7KHPDVWHUWKDWLQLWLDWHVDQ,2WUDQVDFWLRQLVUHTXLUHGWRHQVXUHWKDWAD[1::0]LQGLFDWHWKHOHDVWVLJQLILFDQWYDOLGE\WHIRUWKHWUDQVDFWLRQ
7KHE\WHHQDEOHVLQGLFDWHWKHVL]HRIWKHWUDQVIHUDQGWKHDIIHFWHGE\WHVZLWKLQWKH':25'DQGPXVWEHFRQVLVWHQWZLWKAD[1::0] 7DEOHLOOXVWUDWHVWKHYDOLGFRPELQDWLRQVIRUAD[1::0]DQGWKHE\WHHQDEOHVIRUWKHLQLWLDOGDWDSKDVH
7DEOH%\WH(QDEOHVDQGAD[1::0](QFRGLQJV
AD[1::0] 6WDUWLQJ%\WH 9DOLGBE#[3:0]&RPELQDWLRQV
%\WH [[[RU %\WH [[RU %\WH [RU %\WH RU
1RWHLIBE#[3::0] AD[1::0]FDQKDYHDQ\YDOXH
$IXQFWLRQPD\UHVWULFWZKDWW\SHRIDFFHVVHVLWVXSSRUWVLQ,26SDFH)RUH[DPSOHDGHYLFHPD\UHVWULFWLWVGULYHUWRRQO\DFFHVVWKHIXQFWLRQXVLQJE\WHZRUGRU':25'RSHUDWLRQVDQGLVIUHHWRWHUPLQDWHDOORWKHUDFFHVVHVZLWK7DUJHW$ERUW+RZDGHYLFHXVHVAD[1::0]DQGBE#[3::0]WRGHWHUPLQHZKLFKDFFHVVHVYLRODWHLWVDGGUHVVLQJUHVWULFWLRQVLVLPSOHPHQWDWLRQVSHFLILF
$GHYLFHRWKHUWKDQDQH[SDQVLRQEXVEULGJHWKDWFODLPVOHJDF\,2DGGUHVVHVZKHQHYHULWV,26SDFHHQDEOHELWLVVHWLHZLWKRXWWKHXVHRI%DVH$GGUHVV5HJLVWHUVLVUHIHUUHGWRDVDOHJDF\,2GHYLFH/HJDF\,2GHYLFHVDUHGLVFXVVHGLQ$SSHQGL[*
3.2.2.2. Memory Space Decoding
,QWKH0HPRU\$GGUHVV6SDFHWKHAD[31::02]EXVSURYLGHVD':25'DOLJQHGDGGUHVVAD[1::0]DUHQRWSDUWRIWKHDGGUHVVGHFRGH+RZHYHUAD[1::0]LQGLFDWHWKHRUGHULQZKLFKWKHPDVWHULVUHTXHVWLQJWKHGDWDWREHWUDQVIHUUHG
Revision 2.2
29
7DEOHOLVWVWKHEXUVWRUGHULQJUHTXHVWHGE\WKHPDVWHUGXULQJ0HPRU\FRPPDQGVDVLQGLFDWHGRQAD[1::0]
7DEOH%XUVW2UGHULQJ(QFRGLQJ
AD1 AD0 Burst Order0 0 Linear Incrementing0 1 Reserved (disconnect after first data phase)13
1 0 Cacheline Wrap mode1 1 Reserved (disconnect after first data phase)
$OOWDUJHWVDUHUHTXLUHGWRFKHFNAD[1::0]GXULQJDPHPRU\FRPPDQGWUDQVDFWLRQDQGHLWKHUSURYLGHWKHUHTXHVWHGEXUVWRUGHURUWHUPLQDWHWKHWUDQVDFWLRQZLWK'LVFRQQHFWLQRQHRIWZRZD\V7KHWDUJHWFDQXVH'LVFRQQHFW:LWK'DWDGXULQJWKHLQLWLDOGDWDSKDVHRU'LVFRQQHFW:LWKRXW'DWDIRUWKHVHFRQGGDWDSKDVH:LWKHLWKHUWHUPLQDWLRQRQO\DVLQJOHGDWDSKDVHWUDQVIHUVGDWD7KHWDUJHWLVQRWDOORZHGWRWHUPLQDWHWKHWUDQVDFWLRQZLWK5HWU\VROHO\EHFDXVHLWGRHVQRWVXSSRUWDVSHFLILFEXUVWRUGHU,IWKHWDUJHWGRHVQRWVXSSRUWWKHEXUVWRUGHUUHTXHVWHGE\WKHPDVWHUWKHWDUJHWPXVWFRPSOHWHRQHGDWDSKDVHDQGWKHQWHUPLQDWHWKHUHTXHVWZLWK'LVFRQQHFW7KLVHQVXUHVWKDWWKHWUDQVDFWLRQZLOOFRPSOHWHDOEHLWVORZO\VLQFHHDFKUHTXHVWZLOOFRPSOHWHDVDVLQJOHGDWDSKDVHWUDQVDFWLRQ,IDWDUJHWVXSSRUWVEXUVWLQJRQWKHEXVWKHWDUJHWPXVWVXSSRUWWKHOLQHDUEXUVWRUGHULQJ6XSSRUWIRUFDFKHOLQHZUDSLVRSWLRQDO
,QOLQHDUEXUVWRUGHUPRGHWKHDGGUHVVLVDVVXPHGWRLQFUHPHQWE\RQH':25'IRXUE\WHVIRUELWWUDQVDFWLRQVDQGWZR':25'VHLJKWE\WHVIRUELWWUDQVDFWLRQVDIWHUHDFKGDWDSKDVHXQWLOWKHWUDQVDFWLRQLVWHUPLQDWHGDQH[FHSWLRQLVGHVFULEHGLQ6HFWLRQ7UDQVDFWLRQVXVLQJWKH0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGFDQRQO\XVHWKHOLQHDULQFUHPHQWLQJEXUVWPRGH
$FDFKHOLQHZUDSEXUVWPD\EHJLQDWDQ\DGGUHVVRIIVHWZLWKLQWKHFDFKHOLQH7KHOHQJWKRIDFDFKHOLQHLVGHILQHGE\WKH&DFKHOLQH6L]HUHJLVWHUUHIHUWR6HFWLRQLQ&RQILJXUDWLRQ6SDFHZKLFKLVLQLWLDOL]HGE\FRQILJXUDWLRQVRIWZDUH7KHDFFHVVSURFHHGVE\LQFUHPHQWLQJRQH':25'DGGUHVVWZR':25'6IRUDELWGDWDWUDQVDFWLRQXQWLOWKHHQGRIWKHFDFKHOLQHKDVEHHQUHDFKHGDQGWKHQZUDSVWRWKHEHJLQQLQJRIWKHVDPHFDFKHOLQH,WFRQWLQXHVXQWLOWKHUHVWRIWKHOLQHKDVEHHQWUDQVIHUUHG)RUH[DPSOHDQDFFHVVZKHUHWKHFDFKHOLQHVL]HLVE\WHVIRXU':25'VDQGWKHWUDQVDFWLRQDGGUHVVHV':25'KWKHVHTXHQFHIRUDELWWUDQVDFWLRQZRXOGEH
)LUVWGDWDSKDVHLVWR':25'K
6HFRQGGDWDSKDVHLVWR':25'&KZKLFKLVWKHHQGRIWKHFXUUHQWFDFKHOLQH
7KLUGGDWDSKDVHLVWR':25'KZKLFKLVWKHEHJLQQLQJRIWKHDGGUHVVHGFDFKHOLQH
/DVWGDWDSKDVHLVWR':25'KZKLFKFRPSOHWHVDFFHVVWRWKHHQWLUHFDFKHOLQH
13 This encoded value is reserved and cannot be assigned any “new” meaning for new designs. Newdesigns (master or targets) cannot use this encoding. Note that in an earlier version of this specification, thisencoding had meaning and there are masters that generate it and some targets may allow the transaction tocontinue past the initial data phase.
Revision 2.2
30
,IWKHEXUVWFRQWLQXHVRQFHDFRPSOHWHFDFKHOLQHKDVEHHQDFFHVVHGWKHEXUVWFRQWLQXHVDWWKHVDPH':25'RIIVHWRIWKHQH[WFDFKHOLQH&RQWLQXLQJWKHEXUVWRIWKHSUHYLRXVH[DPSOHZRXOGEH
)LIWKGDWDSKDVHLVWR':25'K
6L[WKGDWDSKDVHLVWR':25'&KZKLFKLVWKHHQGRIWKHVHFRQGFDFKHOLQH
6HYHQWKGDWDSKDVHLVWR':25'KZKLFKLVWKHEHJLQQLQJRIWKHVHFRQGFDFKHOLQH
/DVWGDWDSKDVHLVWR':25'KZKLFKFRPSOHWHVDFFHVVWRWKHVHFRQGFDFKHOLQH
,IDWDUJHWGRHVQRWLPSOHPHQWWKH&DFKHOLQH6L]HUHJLVWHUWKHWDUJHWPXVWVLJQDO'LVFRQQHFWZLWKRUDIWHUWKHFRPSOHWLRQRIWKHILUVWGDWDSKDVHLI&DFKHOLQH:UDSRUDUHVHUYHGPRGHLVXVHG
,IDPDVWHUVWDUWVZLWKRQHEXUVWRUGHULQJLWFDQQRWFKDQJHWKHEXUVWRUGHULQJXQWLOWKHFXUUHQWWUDQVDFWLRQHQGVVLQFHWKHEXUVWRUGHULQJLQIRUPDWLRQLVSURYLGHGRQAD[1::0]GXULQJWKHDGGUHVVSKDVH
$GHYLFHPD\UHVWULFWZKDWDFFHVVJUDQXODULW\LWVXSSRUWVLQ0HPRU\6SDFH)RUH[DPSOHDGHYLFHPD\UHVWULFWLWVGULYHUWRRQO\DFFHVVWKHGHYLFHXVLQJE\WHZRUGRU':25'RSHUDWLRQVDQGLVIUHHWRWHUPLQDWHDOORWKHUDFFHVVHVZLWK7DUJHW$ERUW
3.2.2.3. Configuration Space Decoding
(YHU\GHYLFHRWKHUWKDQKRVWEXVEULGJHVPXVWLPSOHPHQW&RQILJXUDWLRQ$GGUHVV6SDFH+RVWEXVEULGJHVPD\RSWLRQDOO\LPSOHPHQW&RQILJXUDWLRQ$GGUHVV6SDFH,QWKH&RQILJXUDWLRQ$GGUHVV6SDFHHDFKIXQFWLRQLVDVVLJQHGDXQLTXHE\WHVSDFHWKDWLVDFFHVVHGGLIIHUHQWO\WKDQ,2RU0HPRU\$GGUHVV6SDFHV&RQILJXUDWLRQUHJLVWHUVDUHGHVFULEHGLQ&KDSWHU7KHIROORZLQJVHFWLRQVGHVFULEH
• &RQILJXUDWLRQFRPPDQGV7\SHDQG7\SH
• 6RIWZDUHJHQHUDWLRQRIFRQILJXUDWLRQFRPPDQGV
• 6RIWZDUHJHQHUDWLRQRI6SHFLDO&\FOHV
• 6HOHFWLRQRIDGHYLFH¶V&RQILJXUDWLRQ6SDFH
• 6\VWHPJHQHUDWLRQRIIDSEL
3.2.2.3.1. Configuration Commands (Type 0 and Type 1)
%HFDXVHRIHOHFWULFDOORDGLQJLVVXHVWKHQXPEHURIGHYLFHVWKDWFDQEHVXSSRUWHGRQDJLYHQEXVVHJPHQWLVOLPLWHG7RDOORZV\VWHPVWREHEXLOWEH\RQGDVLQJOHEXVVHJPHQW3&,WR3&,EULGJHVDUHGHILQHG$3&,WR3&,EULGJHUHTXLUHVDPHFKDQLVPWRNQRZKRZDQGZKHQWRIRUZDUGFRQILJXUDWLRQDFFHVVHVWRGHYLFHVWKDWUHVLGHEHKLQGWKHEULGJH
7RVXSSRUWKLHUDUFKLFDO3&,EXVHVWZRW\SHVRIFRQILJXUDWLRQWUDQVDFWLRQVDUHXVHG7KH\KDYHWKHIRUPDWVLOOXVWUDWHGLQ)LJXUHZKLFKVKRZVWKHLQWHUSUHWDWLRQRIADOLQHVGXULQJWKHDGGUHVVSKDVHRIDFRQILJXUDWLRQWUDQVDFWLRQ
Revision 2.2
31
5HVHUYHG
'HYLFH
1XPEHU
%XV
1XPEHU
HJLVWHU
1XPEHU
)XQFWLRQ
1XPEHU
HVHUYH
HJLVWHU
1XPEHU
)XQFWLRQ
1XPEHU
7\SH
7\SH
)LJXUH$GGUHVV3KDVH)RUPDWVRI&RQILJXUDWLRQ7UDQVDFWLRQV
7\SHDQG7\SHFRQILJXUDWLRQWUDQVDFWLRQVDUHGLIIHUHQWLDWHGE\WKHYDOXHVRQAD[1::0]$7\SHFRQILJXUDWLRQWUDQVDFWLRQZKHQAD[1::0] LVXVHGWRVHOHFWDGHYLFHRQWKHEXVZKHUHWKHWUDQVDFWLRQLVEHLQJUXQ$7\SHFRQILJXUDWLRQWUDQVDFWLRQZKHQAD[1::0] LVXVHGWRSDVVDFRQILJXUDWLRQUHTXHVWWRDQRWKHUEXVVHJPHQW
7KH5HJLVWHU1XPEHUDQG)XQFWLRQ1XPEHUILHOGVKDYHWKHVDPHPHDQLQJIRUERWKFRQILJXUDWLRQW\SHVDQG'HYLFH1XPEHUDQG%XV1XPEHUDUHXVHGRQO\LQ7\SHWUDQVDFWLRQV7DUJHWVPXVWLJQRUHUHVHUYHGILHOGV
5HJLVWHU1XPEHU
LVDQHQFRGHGYDOXHXVHGWRVHOHFWD':25'LQWKH&RQILJXUDWLRQ6SDFHRIWKHLQWHQGHGWDUJHW
)XQFWLRQ1XPEHU
LVDQHQFRGHGYDOXHXVHGWRVHOHFWRQHRIHLJKWSRVVLEOHIXQFWLRQVRQDPXOWLIXQFWLRQGHYLFH
'HYLFH1XPEHU
LVDQHQFRGHGYDOXHXVHGWRVHOHFWRQHRIGHYLFHVRQDJLYHQEXV5HIHUWR6HFWLRQIRUOLPLWDWLRQVRQWKHQXPEHURIGHYLFHVVXSSRUWHG
%XV1XPEHU
LVDQHQFRGHGYDOXHXVHGWRVHOHFWRIEXVHVLQDV\VWHP
%ULGJHVERWKKRVWDQG3&,WR3&,WKDWQHHGWRJHQHUDWHD7\SHFRQILJXUDWLRQWUDQVDFWLRQXVHWKH'HYLFH1XPEHUWRVHOHFWZKLFKIDSELWRDVVHUW7KH)XQFWLRQ1XPEHULVSURYLGHGRQAD[10::08]7KH5HJLVWHU1XPEHULVSURYLGHGRQAD[7::2]AD[1::0]PXVWEHIRUD7\SHFRQILJXUDWLRQWUDQVDFWLRQ
$7\SHFRQILJXUDWLRQWUDQVDFWLRQLVQRWSURSDJDWHGEH\RQGWKHORFDO3&,EXVDQGPXVWEHFODLPHGE\DORFDOGHYLFHRUWHUPLQDWHGZLWK0DVWHU$ERUW
,IWKHWDUJHWRIDFRQILJXUDWLRQWUDQVDFWLRQUHVLGHVRQDQRWKHUEXVQRWWKHORFDOEXVD7\SHFRQILJXUDWLRQWUDQVDFWLRQPXVWEHXVHG$OOWDUJHWVH[FHSW3&,WR3&,EULGJHVLJQRUH7\SHFRQILJXUDWLRQWUDQVDFWLRQV3&,WR3&,EULGJHVGHFRGHWKH%XV1XPEHUILHOGWRGHWHUPLQHLIWKHGHVWLQDWLRQEXVRIWKHFRQILJXUDWLRQWUDQVDFWLRQUHVLGHVEHKLQGWKHEULGJH,IWKH%XV1XPEHULVQRWIRUDEXVEHKLQGWKHEULGJHWKHWUDQVDFWLRQLVLJQRUHG7KHEULGJHFODLPVWKHWUDQVDFWLRQLIWKHWUDQVDFWLRQLVWRDEXVEHKLQGWKHEULGJH,IWKH%XV1XPEHULVQRWWRWKHVHFRQGDU\EXVRIWKHEULGJHWKHWUDQVDFWLRQLVVLPSO\SDVVHGWKURXJKXQFKDQJHG,IWKH%XV1XPEHUPDWFKHVWKHVHFRQGDU\EXVQXPEHUWKHEULGJHFRQYHUWVWKHWUDQVDFWLRQLQWRD7\SHFRQILJXUDWLRQWUDQVDFWLRQ7KHEULGJHFKDQJHVAD[1::0]WRDQGSDVVHVAD[10::02]WKURXJKXQFKDQJHG7KH
Revision 2.2
32
'HYLFH1XPEHULVGHFRGHGWRVHOHFWRQHRIGHYLFHVRQWKHORFDOEXV7KHEULGJHDVVHUWVWKHFRUUHFWIDSELDQGLQLWLDWHVD7\SHFRQILJXUDWLRQWUDQVDFWLRQ1RWH3&,WR3&,EULGJHVFDQDOVRIRUZDUGFRQILJXUDWLRQWUDQVDFWLRQVXSVWUHDPUHIHUWRWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQIRUPRUHLQIRUPDWLRQ
$VWDQGDUGH[SDQVLRQEXVEULGJHPXVWQRWIRUZDUGDFRQILJXUDWLRQWUDQVDFWLRQWRDQH[SDQVLRQEXV
3.2.2.3.2. Software Generation of Configuration Transactions
6\VWHPVPXVWSURYLGHDPHFKDQLVPWKDWDOORZVVRIWZDUHWRJHQHUDWH3&,FRQILJXUDWLRQWUDQVDFWLRQV7KLVPHFKDQLVPLVW\SLFDOO\ORFDWHGLQWKHKRVWEULGJH)RU3&$7FRPSDWLEOHV\VWHPVWKHPHFKDQLVPIRUJHQHUDWLQJFRQILJXUDWLRQWUDQVDFWLRQVLVGHILQHGDQGVSHFLILHGLQWKLVVHFWLRQ$GHYLFHGULYHUVKRXOGXVHWKH$3,SURYLGHGE\WKHRSHUDWLQJV\VWHPWRDFFHVVWKH&RQILJXUDWLRQ6SDFHRILWVGHYLFHDQGQRWGLUHFWO\E\ZD\RIWKHKDUGZDUHPHFKDQLVP)RURWKHUV\VWHPDUFKLWHFWXUHVWKHPHWKRGRIJHQHUDWLQJFRQILJXUDWLRQWUDQVDFWLRQVLVQRWGHILQHGLQWKLVVSHFLILFDWLRQ
7ZR':25',2ORFDWLRQVDUHXVHGWRJHQHUDWHFRQILJXUDWLRQWUDQVDFWLRQVIRU3&$7FRPSDWLEOHV\VWHPV7KHILUVW':25'ORFDWLRQ&)KUHIHUHQFHVDUHDGZULWHUHJLVWHUWKDWLVQDPHG&21),*B$''5(667KHVHFRQG':25'DGGUHVV&)&KUHIHUHQFHVDUHDGZULWHUHJLVWHUQDPHG&21),*B'$7$7KH&21),*B$''5(66UHJLVWHULVELWVZLWKWKHIRUPDWVKRZQLQ)LJXUH%LWLVDQHQDEOHIODJIRUGHWHUPLQLQJZKHQDFFHVVHVWR&21),*B'$7$DUHWREHWUDQVODWHGWRFRQILJXUDWLRQWUDQVDFWLRQVRQWKH3&,EXV%LWVWRDUHUHVHUYHGUHDGRQO\DQGPXVWUHWXUQVZKHQUHDG%LWVWKURXJKFKRRVHDVSHFLILF3&,EXVLQWKHV\VWHP%LWVWKURXJKFKRRVHDVSHFLILFGHYLFHRQWKHEXV%LWVWKURXJKFKRRVHDVSHFLILFIXQFWLRQLQDGHYLFHLIWKHGHYLFHVXSSRUWVPXOWLSOHIXQFWLRQV%LWVWKURXJKFKRRVHD':25'LQWKHGHYLFHV&RQILJXUDWLRQ6SDFH%LWVDQGDUHUHDGRQO\DQGPXVWUHWXUQVZKHQUHDG
(QDEOHELW HQDEOHG GLVDEOHG
031 10
5HVHUYHG
15 1278
'HYLFH1XPEHU
16
%XV1XPEHU
5HJLVWHU1XPEHU
)XQFWLRQ1XPEHU
2324 11
30
)LJXUH/D\RXWRI&21),*B$''5(665HJLVWHU
$Q\WLPHDKRVWEULGJHVHHVDIXOO':25',2ZULWHIURPWKHKRVWWR&21),*B$''5(66WKHEULGJHPXVWODWFKWKHGDWDLQWRLWV&21),*B$''5(66UHJLVWHU2QIXOO':25',2UHDGVWR&21),*B$''5(66WKHEULGJHPXVWUHWXUQWKHGDWDLQ&21),*B$''5(66$Q\RWKHUW\SHVRIDFFHVVHVWRWKLVDGGUHVVQRQ':25'KDYHQRHIIHFWRQ&21),*B$''5(66DQGDUHH[HFXWHGDVQRUPDO,2WUDQVDFWLRQVRQWKH3&,EXV7KHUHIRUHWKHRQO\,26SDFHFRQVXPHGE\WKLVUHJLVWHULVD':25'DWWKHJLYHQDGGUHVV,2GHYLFHVWKDWVKDUHWKHVDPHDGGUHVVEXWXVH%<7(RU:25'UHJLVWHUVDUHQRWDIIHFWHGEHFDXVHWKHLUWUDQVDFWLRQVZLOOSDVVWKURXJKWKHKRVWEULGJHXQFKDQJHG
14 In versions 2.0 and 2.1 of this specification, two mechanisms were defined. However, only onemechanism (Configuration Mechanism #1) was allowed for new designs and the other (ConfigurationMechanism #2) was included for reference.
Revision 2.2
33
:KHQDKRVWEULGJHVHHVDQ,2DFFHVVWKDWIDOOVLQVLGHWKH':25'EHJLQQLQJDW&21),*B'$7$DGGUHVVLWFKHFNVWKH(QDEOHELWDQGWKH%XV1XPEHULQWKH&21),*B$''5(66UHJLVWHU,I(QDEOHELWLVVHWDQGWKH%XV1XPEHUPDWFKHVWKHEULGJHV%XV1XPEHURUDQ\%XV1XPEHUEHKLQGWKHEULGJHDFRQILJXUDWLRQF\FOHWUDQVODWLRQPXVWEHGRQH
7KHUHDUHWZRW\SHVRIWUDQVODWLRQWKDWWDNHSODFH7KHILUVW7\SHLVDWUDQVODWLRQZKHUHWKHGHYLFHEHLQJDGGUHVVHGLVRQWKH3&,EXVFRQQHFWHGWRWKHKRVWEULGJH7KHVHFRQG7\SHRFFXUVZKHQWKHGHYLFHLVRQDQRWKHUEXVVRPHZKHUHEHKLQGWKLVEULGJH
)RU7\SHWUDQVODWLRQVVHH)LJXUHWKHKRVWEULGJHGRHVDGHFRGHRIWKH'HYLFH1XPEHUILHOGWRDVVHUWWKHDSSURSULDWHIDSELOLQHDQGSHUIRUPVDFRQILJXUDWLRQWUDQVDFWLRQRQWKH3&,EXVZKHUHAD[1::0] %LWVRI&21),*B$''5(66DUHFRSLHGWRAD[10::8]RQWKH3&,EXVDVDQHQFRGHGYDOXHZKLFKLVXVHGE\FRPSRQHQWVWKDWFRQWDLQPXOWLSOHIXQFWLRQVAD[7::2]DUHDOVRFRSLHGIURPWKH&21),*B$''5(66UHJLVWHU)LJXUHVKRZVWKHWUDQVODWLRQIURPWKH&21),*B$''5(66UHJLVWHUWRADOLQHVRQWKH3&,EXV
0 0RegisterNumber
DeviceNumber
BusNumber
Reserved
Only One "1" 0 0
CONFIG_ADDRESS
PCI AD BUS
FunctionNumber
)LJXUH+RVW%ULGJH7UDQVODWLRQIRU7\SH&RQILJXUDWLRQ7UDQVDFWLRQV$GGUHVV3KDVH
)RU7\SHWUDQVODWLRQVWKHKRVWEULGJHGLUHFWO\FRSLHVWKHFRQWHQWVRIWKH&21),*B$''5(66UHJLVWHUH[FOXGLQJELWVDQGRQWRWKH3&,ADOLQHVGXULQJWKHDGGUHVVSKDVHRIDFRQILJXUDWLRQWUDQVDFWLRQPDNLQJVXUHWKDWAD[1::0]LV
,QERWK7\SHDQG7\SHWUDQVODWLRQVE\WHHQDEOHVIRUWKHGDWDWUDQVIHUVPXVWEHGLUHFWO\FRSLHGIURPWKHSURFHVVRUEXV
15 If the Device Number field selects an IDSEL line that the bridge does not implement, the bridge mustcomplete the processor access normally, dropping the data on writes and returning all ones on reads. Thebridge may optionally implement this requirement by performing a Type 0 configuration access with noIDSEL asserted. This will terminate with Master-Abort which drops write data and returns all ones onreads.
Revision 2.2
34
Implementation Note: Bus Numbers Registers and Peer HostBridges
)RUKRVWEULGJHVWKDWGRQRWVXSSRUWSHHUKRVWEXVHVWUDQVODWLQJFRQILJXUDWLRQDFFHVVHVLQWRFRQILJXUDWLRQWUDQVDFWLRQVLVVLPSOH,IWKH%XV1XPEHULQWKH&21),*B$''5(66UHJLVWHULV]HURD7\SHFRQILJXUDWLRQWUDQVODWLRQLVXVHG,IWKH%XV1XPEHULQWKH&21),*B$''5(66UHJLVWHULVQRQ]HURD7\SHFRQILJXUDWLRQWUDQVODWLRQLVXVHG
)RUKRVWEULGJHVWKDWVXSSRUWSHHUKRVWEXVHVRQHSHHUEULGJHW\SLFDOO\LVGHVLJQDWHGWRDOZD\VDFNQRZOHGJHDFFHVVHVWRWKH&21),*B$''5(66UHJLVWHU2WKHUSHHUEULGJHVZRXOGVQRRSWKHGDWDZULWWHQWRWKLVUHJLVWHU$FFHVVHVWRWKH&21),*B'$7$UHJLVWHUDUHW\SLFDOO\KDQGVKDNHQE\WKHEULGJHGRLQJWKHFRQILJXUDWLRQWUDQVODWLRQ
+RVWEULGJHVWKDWVXSSRUWSHHUKRVWEXVHVUHTXLUHWZR&RQILJXUDWLRQ6SDFHUHJLVWHUVZKRVHFRQWHQWVDUHXVHGWRGHWHUPLQHZKHQWKHEULGJHGRHVFRQILJXUDWLRQWUDQVDFWLRQWUDQVODWLRQ2QHUHJLVWHU%XV1XPEHUVSHFLILHVWKHEXVQXPEHURIWKH3&,EXVGLUHFWO\EHKLQGWKHEULGJHDQGWKHRWKHUUHJLVWHU6XERUGLQDWH%XV1XPEHUVSHFLILHVWKHQXPEHURIWKHODVWKLHUDUFKLFDOEXVEHKLQGWKHEULGJH$3&,WR3&,EULGJHUHTXLUHVDQDGGLWLRQDOUHJLVWHUZKLFKLVLWV3ULPDU\%XV1XPEHU6\VWHPFRQILJXUDWLRQVRIWZDUHLVUHVSRQVLEOHIRULQLWLDOL]LQJWKHVHUHJLVWHUVWRDSSURSULDWHYDOXHV7KHKRVWEULGJHGHWHUPLQHVWKHFRQILJXUDWLRQWUDQVODWLRQW\SHRUEDVHGRQWKHYDOXHRIWKHEXVQXPEHULQWKH&21),*B$''5(66UHJLVWHU,IWKH%XV1XPEHULQWKH&21),*B$''5(66UHJLVWHUPDWFKHVWKH%XV1XPEHUUHJLVWHUD7\SHFRQILJXUDWLRQWUDQVDFWLRQLVXVHG,IWKH%XV1XPEHULQ&21),*B$''5(66LVJUHDWHUWKDQWKH%XV1XPEHUUHJLVWHUDQGOHVVWKDQRUHTXDOWRWKH6XERUGLQDWH%XV1XPEHUUHJLVWHUD7\SHFRQILJXUDWLRQWUDQVDFWLRQLVXVHG,IWKH%XV1XPEHULQ&21),*B$''5(66LVOHVVWKDQWKH%XV1XPEHUUHJLVWHURUJUHDWHUWKDQWKH6XERUGLQDWH%XV1XPEHUUHJLVWHUWKHFRQILJXUDWLRQWUDQVDFWLRQLVDGGUHVVLQJDEXVWKDWLVQRWLPSOHPHQWHGRULVEHKLQGVRPHRWKHUKRVWEULGJHDQGLVLJQRUHG
3.2.2.3.3. Software Generation of Special Cycles
7KLVVHFWLRQGHILQHVKRZDKRVWEULGJHLQD3&$7FRPSDWLEOHV\VWHPVPD\RSWLRQDOO\LPSOHPHQWWKHFRQILJXUDWLRQPHFKDQLVPIRUDFFHVVLQJ&RQILJXUDWLRQ6SDFHWRDOORZVRIWZDUHWRJHQHUDWHDWUDQVDFWLRQWKDWXVHVD6SHFLDO&\FOHFRPPDQG+RVWEULGJHVDUHQRWUHTXLUHGWRSURYLGHDPHFKDQLVPIRUDOORZLQJVRIWZDUHWRJHQHUDWHDWUDQVDFWLRQXVLQJD6SHFLDO&\FOHFRPPDQG
:KHQWKH&21),*B$''5(66UHJLVWHULVZULWWHQZLWKDYDOXHVXFKWKDWWKH%XV1XPEHUPDWFKHVWKHEULGJHVEXVQXPEHUWKH'HYLFH1XPEHULVDOOVWKH)XQFWLRQ1XPEHULVDOOVDQGWKH5HJLVWHU1XPEHUKDVDYDOXHRI]HURWKHQWKHEULGJHLVSULPHGWRJHQHUDWHDWUDQVDFWLRQXVLQJD6SHFLDO&\FOHFRPPDQGWKHQH[WWLPHWKH&21),*B'$7$UHJLVWHULVZULWWHQ:KHQWKH&21),*B'$7$UHJLVWHULVZULWWHQWKHEULGJHJHQHUDWHVDWUDQVDFWLRQWKDWXVHVD6SHFLDO&\FOHFRPPDQGHQFRGLQJUDWKHUWKDQ&RQILJXUDWLRQ:ULWHFRPPDQGRQWKHC/BE[3::0]#SLQVGXULQJWKHDGGUHVVSKDVHDQGGULYHVWKHGDWDIURPWKH,2ZULWHRQWRAD[31::00]GXULQJWKHILUVWGDWDSKDVH$IWHU&21),*B$''5(66KDVEHHQVHWXSWKLVZD\UHDGVWR&21),*B'$7$KDYHXQGHILQHGUHVXOWV,QRQHSRVVLEOHLPSOHPHQWDWLRQWKHEULGJHFDQWUHDWLWDVDQRUPDOFRQILJXUDWLRQRSHUDWLRQLHJHQHUDWHD7\SHFRQILJXUDWLRQWUDQVDFWLRQRQWKH3&,EXV7KLVZLOOWHUPLQDWHZLWKD0DVWHU$ERUWDQGWKHSURFHVVRUZLOOKDYHDOOVUHWXUQHG
Revision 2.2
35
,IWKH%XV1XPEHUILHOGRI&21),*B$''5(66GRHVQRWPDWFKWKHEULGJHVEXVQXPEHUWKHQWKHEULGJHSDVVHVWKHZULWHWR&21),*B'$7$RQWKURXJKWR3&,DVD7\SHFRQILJXUDWLRQWUDQVDFWLRQMXVWOLNHDQ\RWKHUWLPHWKHEXVQXPEHUVGRQRWPDWFK
3.2.2.3.4. Selection of a Device’s Configuration Space
$FFHVVHVLQWKH&RQILJXUDWLRQ$GGUHVV6SDFHUHTXLUHGHYLFHVHOHFWLRQGHFRGLQJWREHGRQHH[WHUQDOO\DQGWREHVLJQDOHGWRWKHGHYLFHYLDLQLWLDOL]DWLRQGHYLFHVHOHFWRUIDSELZKLFKIXQFWLRQVDVDFODVVLFDO³FKLSVHOHFW´VLJQDO(DFKGHYLFHKDVLWVRZQIDSELLQSXWH[FHSWIRUKRVWEXVEULGJHVZKLFKDUHSHUPLWWHGWRLPSOHPHQWWKHLULQLWLDOL]DWLRQGHYLFHVHOHFWLRQLQWHUQDOO\
'HYLFHVWKDWUHVSRQGWR7\SHFRQILJXUDWLRQF\FOHVDUHVHSDUDWHGLQWRWZRW\SHVDQGDUHGLIIHUHQWLDWHGE\DQHQFRGLQJLQWKH&RQILJXUDWLRQ6SDFHKHDGHU7KHILUVWW\SHVLQJOHIXQFWLRQGHYLFHLVGHILQHGIRUEDFNZDUGFRPSDWLELOLW\DQGRQO\XVHVLWVIDSELSLQDQGAD[1::0]WRGHWHUPLQHZKHWKHURUQRWWRUHVSRQG
$VLQJOHIXQFWLRQGHYLFHDVVHUWVDEVSEL#WRFODLPDFRQILJXUDWLRQWUDQVDFWLRQZKHQ• DFRQILJXUDWLRQFRPPDQGLVGHFRGHG• WKHGHYLFH¶VIDSELLVDVVHUWHGDQG• AD[1::0]LV7\SH&RQILJXUDWLRQ&RPPDQGGXULQJWKH$GGUHVV3KDVH
2WKHUZLVHWKHGHYLFHLJQRUHVWKHFXUUHQWWUDQVDFWLRQ$VLQJOHIXQFWLRQGHYLFHPD\RSWLRQDOO\UHVSRQGWRDOOIXQFWLRQQXPEHUVDVWKHVDPHIXQFWLRQRUPD\GHFRGHWKH)XQFWLRQ1XPEHUILHOGAD[10::08]DQGUHVSRQGRQO\WRIXQFWLRQDQGQRWUHVSRQG0DVWHU$ERUWWHUPLQDWLRQWRWKHRWKHUIXQFWLRQQXPEHUV
7KHVHFRQGW\SHRIGHYLFHPXOWLIXQFWLRQGHYLFHGHFRGHVWKH)XQFWLRQ1XPEHUILHOGAD[10::08]WRVHOHFWRQHRIHLJKWSRVVLEOHIXQFWLRQVRQWKHGHYLFHZKHQGHWHUPLQLQJZKHWKHURUQRWWRUHVSRQG0XOWLIXQFWLRQGHYLFHVDUHUHTXLUHGWRGRDIXOOGHFRGHRQAD[10::08]DQGRQO\UHVSRQGWRWKHFRQILJXUDWLRQF\FOHLIWKH\KDYHLPSOHPHQWHGWKH&RQILJXUDWLRQ6SDFHUHJLVWHUVIRUWKHVHOHFWHGIXQFWLRQ7KH\PXVWQRWUHVSRQG0DVWHU$ERUWWHUPLQDWLRQWRXQLPSOHPHQWHGIXQFWLRQQXPEHUV7KH\DUHDOVRUHTXLUHGWRDOZD\VLPSOHPHQWIXQFWLRQLQWKHGHYLFH,PSOHPHQWLQJRWKHUIXQFWLRQVLVRSWLRQDODQGPD\EHDVVLJQHGLQDQ\RUGHULHDWZRIXQFWLRQGHYLFHPXVWUHVSRQGWRIXQFWLRQEXWFDQFKRRVHDQ\RIWKHRWKHUSRVVLEOHIXQFWLRQQXPEHUVIRUWKHVHFRQGIXQFWLRQ
,IDGHYLFHLPSOHPHQWVPXOWLSOHLQGHSHQGHQWIXQFWLRQVLWDVVHUWVDEVSEL#WRFODLPDFRQILJXUDWLRQWUDQVDFWLRQZKHQ• DFRQILJXUDWLRQFRPPDQGLVGHFRGHG• WKHWDUJHW¶VIDSELLVDVVHUWHG• AD[1::0]LVDQG• AD[10::08]PDWFKDIXQFWLRQWKDWLVLPSOHPHQWHG
2WKHUZLVHWKHWUDQVDFWLRQLVLJQRUHG)RUH[DPSOHLIIXQFWLRQVDQGDUHLPSOHPHQWHGIXQFWLRQVWKURXJKDQGWKURXJKDUHQRWWKHGHYLFHZRXOGDVVHUWDEVSEL#IRUDFRQILJXUDWLRQWUDQVDFWLRQLQZKLFKIDSELLVDVVHUWHGDQGAD[1::0]DUHDQGAD[10::08]PDWFKHVRUAD[31::11]DUHLJQRUHGE\DPXOWLIXQFWLRQGHYLFHGXULQJDQDFFHVVRILWVFRQILJXUDWLRQUHJLVWHUV
7KHRUGHULQZKLFKFRQILJXUDWLRQVRIWZDUHSUREHVGHYLFHVUHVLGLQJRQDEXVVHJPHQWLVQRWVSHFLILHG7\SLFDOO\FRQILJXUDWLRQVRIWZDUHHLWKHUVWDUWVZLWK'HYLFH1XPEHUDQGZRUNVXSRUVWDUWVDW'HYLFH1XPEHUDQGZRUNVGRZQ,IDVLQJOHIXQFWLRQGHYLFHLVGHWHFWHGLHELWLQWKH+HDGHU7\SHUHJLVWHURIIXQFWLRQLVQRPRUHIXQFWLRQVIRU
Revision 2.2
36
WKDW'HYLFH1XPEHUZLOOEHFKHFNHG,IDPXOWLIXQFWLRQGHYLFHLVGHWHFWHGLHELWLQWKH+HDGHU7\SHUHJLVWHURIIXQFWLRQLVWKHQDOOUHPDLQLQJ)XQFWLRQ1XPEHUVZLOOEHFKHFNHG
2QFHDIXQFWLRQKDVEHHQVHOHFWHGLWXVHVAD[7::2] WRDGGUHVVD':25'DQGWKHE\WHHQDEOHVWRGHWHUPLQHZKLFKE\WHVZLWKLQWKHDGGUHVVHG':25'DUHEHLQJDFFHVVHG$IXQFWLRQPXVWQRWUHVWULFWWKHVL]HRIWKHDFFHVVLWVXSSRUWVLQ&RQILJXUDWLRQ6SDFH7KHFRQILJXUDWLRQFRPPDQGVOLNHRWKHUFRPPDQGVDOORZGDWDWREHDFFHVVHGXVLQJDQ\FRPELQDWLRQRIE\WHVLQFOXGLQJDE\WHZRUG':25'RUQRQFRQWLJXRXVE\WHVDQGPXOWLSOHGDWDSKDVHVLQDEXUVW7KHWDUJHWLVUHTXLUHGWRKDQGOHDQ\FRPELQDWLRQRIE\WHHQDEOHV+RZHYHULWLVQRWUHTXLUHGWRKDQGOHDFRQILJXUDWLRQWUDQVDFWLRQWKDWFRQVLVWVRIPXOWLSOHGDWDSKDVHV,IDFRQILJXUDWLRQWUDQVDFWLRQFRQVLVWVRIPRUHWKDQDVLQJOHGDWDSKDVHWKHWDUJHWLVSHUPLWWHGWRWHUPLQDWHWKHUHTXHVWZLWK'LVFRQQHFW7KLVLVQRWVXIILFLHQWFDXVHIRUWKHWDUJHWWRWHUPLQDWHWKHWUDQVDFWLRQZLWK7DUJHW$ERUWVLQFHWKLVLVQRWDQHUURUFRQGLWLRQ
,IDFRQILJXUDWLRQWUDQVDFWLRQKDVPXOWLSOHGDWDSKDVHVEXUVWOLQHDUEXUVWRUGHULQJLVWKHRQO\DGGUHVVLQJPRGHDOORZHGVLQFHAD[1::0]FRQYH\FRQILJXUDWLRQWUDQVDFWLRQW\SHDQGQRWDEXUVWDGGUHVVLQJPRGHOLNH0HPRU\DFFHVVHV7KHLPSOLHGDGGUHVVRIHDFKVXEVHTXHQWGDWDSKDVHLVRQH':25'ODUJHUWKDQWKHSUHYLRXVGDWDSKDVH)RUH[DPSOHDWUDQVDFWLRQVWDUWVZLWKAD[7::2] HTXDOWR[[EWKHVHTXHQFHRIDEXUVWZRXOGEH[[E[[E[[E[[EZKHUH[[LQGLFDWHZKHWKHUWKHWUDQVDFWLRQLVD7\SHRU7\SHFRQILJXUDWLRQWUDQVDFWLRQ7KHUHVWRIWKHWUDQVDFWLRQLVWKHVDPHDVRWKHUFRPPDQGVLQFOXGLQJDOOWHUPLQDWLRQVHPDQWLFV1RWH7KH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQUHVWULFWV7\SHFRQILJXUDWLRQWUDQVDFWLRQVWKDWDUHFRQYHUWHGLQWRDWUDQVDFWLRQWKDWXVHVD6SHFLDO&\FOHFRPPDQGWRDVLQJOHGDWDSKDVHQR6SHFLDO&\FOHEXUVWV
,IQRDJHQWUHVSRQGVWRDFRQILJXUDWLRQWUDQVDFWLRQWKHUHTXHVWLVWHUPLQDWHGYLD0DVWHU$ERUWUHIHUWR6HFWLRQ
3.2.2.3.5. System Generation of IDSEL
([DFWO\KRZWKHIDSELSLQLVGULYHQLVOHIWWRWKHGLVFUHWLRQRIWKHKRVWPHPRU\EULGJHRUV\VWHPGHVLJQHU7KLVVLJQDOKDVEHHQGHVLJQHGWRDOORZLWVFRQQHFWLRQWRRQHRIWKHXSSHUDGGUHVVOLQHVZKLFKDUHQRWRWKHUZLVHXVHGLQDFRQILJXUDWLRQDFFHVV+RZHYHUWKHUHLVQRVSHFLILHGZD\RIGHWHUPLQLQJIDSELIURPWKHXSSHUDGGUHVVELWV7KHUHIRUHWKHIDSELSLQPXVWEHVXSSRUWHGE\DOOWDUJHWV'HYLFHVPXVWQRWPDNHDQLQWHUQDOFRQQHFWLRQEHWZHHQDQADOLQHDQGDQLQWHUQDOIDSELVLJQDOLQRUGHUWRVDYHDSLQ7KHRQO\H[FHSWLRQLVWKHKRVWEULGJHVLQFHLWGHILQHVKRZIDSELVDUHPDSSHGIDSELJHQHUDWLRQEHKLQGD3&,WR3&,EULGJHLVVSHFLILHGLQWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQ
7KHELQGLQJEHWZHHQDGHYLFHQXPEHULQWKH&21),*B$''5(66UHJLVWHURI3&$7FRPSDWLEOHV\VWHPDQGWKHJHQHUDWLRQRIDQIDSELLVQRWVSHFLILHG7KHUHIRUH%,26PXVWVFDQDOOGHYLFHQXPEHUVWRHQVXUHDOOFRPSRQHQWVDUHORFDWHG1RWH7KHKDUGZDUHWKDWFRQYHUWVWKHGHYLFHQXPEHUWRDQIDSELLVUHTXLUHGWRHQVXUHWKDWRQO\DVLQJOHXQLTXHIDSELOLQHLVDVVHUWHGIRUHDFKGHYLFHQXPEHU&RQILJXUDWLRQWUDQVDFWLRQVWKDWDUHQRWFODLPHGE\DGHYLFHDUHWHUPLQDWHGZLWK0DVWHU$ERUW7KHPDVWHUWKDWLQLWLDWHGWKLVWUDQVDFWLRQVHWVWKHUHFHLYHG0DVWHU$ERUWELWLQWKH6WDWXVUHJLVWHU
Revision 2.2
37
Implementation Note: System Generation of IDSEL
+RZDV\VWHPJHQHUDWHVIDSELLVV\VWHPVSHFLILFKRZHYHULIQRRWKHUPDSSLQJLVUHTXLUHGWKHIROORZLQJH[DPSOHPD\EHXVHG7KHIDSELVLJQDODVVRFLDWHGZLWK'HYLFH1XPEHULVFRQQHFWHGWRAD[16]IDSELRI'HYLFH1XPEHULVFRQQHFWHGWRAD[17]DQGVRIRUWKXQWLOIDSELRI'HYLFH1XPEHULVFRQQHFWHGWRAD[31])RU'HYLFH1XPEHUVWKHKRVWEULGJHVKRXOGH[HFXWHWKHWUDQVDFWLRQEXWQRWDVVHUWDQ\RIWKHAD[31::16]OLQHVEXWDOORZWKHDFFHVVWREHWHUPLQDWHGZLWK0DVWHU$ERUW
7ZHQW\RQHGLIIHUHQWGHYLFHVFDQEHXQLTXHO\VHOHFWHGIRUFRQILJXUDWLRQDFFHVVHVE\FRQQHFWLQJDGLIIHUHQWDGGUHVVOLQHWRHDFKGHYLFHDQGDVVHUWLQJRQHRIWKHAD[31::11]OLQHVDWDWLPH7KHLVVXHZLWKFRQQHFWLQJRQHRIWKHXSSHUADOLQHVWRIDSELLVDQDGGLWLRQDOORDGRQWKHADOLQH7KLVFDQEHPLWLJDWHGE\UHVLVWLYHO\FRXSOLQJIDSELWRWKHDSSURSULDWHADOLQH7KLVGRHVKRZHYHUFUHDWHDYHU\VORZVOHZUDWHRQIDSELFDXVLQJLWWREHLQDQLQYDOLGORJLFVWDWHPRVWRIWKHWLPHDVVKRZQLQ)LJXUHZLWKWKH;;;;PDUNV+RZHYHUVLQFHLWLVRQO\XVHGRQWKHDGGUHVVSKDVHRID7\SHFRQILJXUDWLRQWUDQVDFWLRQWKHDGGUHVVEXVFDQEHSUHGULYHQDIHZFORFNVEHIRUHFRAME#WKXVJXDUDQWHHLQJIDSELWREHVWDEOHZKHQLWQHHGVWREHVDPSOHG3UHGULYLQJWKHDGGUHVVEXVLVHTXLYDOHQWWRDGGUHVVVWHSSLQJDVGLVFXVVHGLQ6HFWLRQ1RWHWKDWLIUHVLVWLYHFRXSOLQJLVXVHGWKHEULGJHWKDWJHQHUDWHVWKHFRQILJXUDWLRQWUDQVDFWLRQLVUHTXLUHGWRXVHDGGUHVVVWHSSLQJRUHQVXUHWKDWWKHFORFNSHULRGLVVXIILFLHQWO\ORQJWRDOORZIDSELWREHFRPHVWDEOHEHIRUHLQLWLDWLQJWKHFRQILJXUDWLRQWUDQVDFWLRQ)RUDOORWKHUF\FOHVIDSELLVXQGHILQHGDQGPD\EHDWDQRQGHWHUPLQLVWLFOHYHOGXULQJWKHDGGUHVVSKDVH
16 The number of clocks the address bus should be pre-driven is determined from the RC time constant onIDSEL.
Revision 2.2
38
FRAME#
CLK
TRDY#
IRDY#
AD
C/BE#
ADDRESS
BE#'s
DATA
CFG-RD
IDSEL
1 2 3 4 5 6
DEVSEL#
)LJXUH&RQILJXUDWLRQ5HDG
3.2.3. Byte Lane and Byte Enable Usage
7KHEXVSURWRFROGRHVQRWVXSSRUWDXWRPDWLFEXVVL]LQJRQUHTXHVWVRID':25'RUOHVV$XWRPDWLFEXVVL]LQJDOORZVDGHYLFHWRUHTXHVWWKHPDVWHURIWKHFXUUHQWWUDQVDFWLRQWREUHDNWKHDFFHVVLQWRVPDOOHUSLHFHVIRUWKHWDUJHWWRFRPSOHWH)RUH[DPSOHDQELWGHYLFHWKDWLVDFFHVVHGZLWKDELWUHTXHVWFRXOGWUDQVIHUWKHORZHUELWVDQGUHTXLUHWKHPDVWHUWRPRYHWKHXSSHUELWVRIWKHELWDFFHVVGRZQWRWKHORZHUE\WHODQHWRFRPSOHWHWKHUHTXHVW6LQFHDOO3&,GHYLFHVFRQQHFWWRWKHORZHUELWVIRUDGGUHVVGHFRGHWKHGHYLFHLWVHOILVUHTXLUHGWRSURYLGHWKLVE\WHVWHHULQJZKHQUHTXLUHGRUWKHGULYHULVUHTXLUHGWRSODFHWKHGDWDRQWKHFRUUHFWE\WH,QJHQHUDOVRIWZDUHLVDZDUHRIWKHFKDUDFWHULVWLFVRIWKHWDUJHWGHYLFHDQGRQO\LVVXHVDSSURSULDWHOHQJWKDFFHVVHV
7KHEXVSURWRFROUHTXLUHVDXWRPDWLFEXVVL]LQJLIDPDVWHUUHTXHVWVDELWGDWDWUDQVIHUWRDELWWDUJHW,QWKLVFDVHWKHWDUJHWGRHVQRWLQGLFDWHWKDWLWFDQGRDELWGDWDWUDQVIHUDQGWKHPDVWHULVUHTXLUHGWRFRPSOHWHWKHFXUUHQWWUDQVDFWLRQXVLQJELWGDWDWUDQVIHUV)RUPRUHGHWDLOVDERXWELWGDWDWUDQVDFWLRQVUHIHUWR6HFWLRQ
7KHE\WHHQDEOHVDORQHDUHXVHGWRGHWHUPLQHZKLFKE\WHODQHVFDUU\PHDQLQJIXOGDWD7KHE\WHHQDEOHVDUHIUHHWRFKDQJHEHWZHHQGDWDSKDVHVEXWPXVWEHYDOLGRQWKHFORFNWKDWVWDUWVHDFKGDWDSKDVHDQGPXVWVWD\YDOLGIRUWKHHQWLUHGDWDSKDVH,Q)LJXUHGDWDSKDVHVEHJLQRQFORFNVDQG&KDQJLQJE\WHHQDEOHVGXULQJDUHDGEXUVWWUDQVDFWLRQLVJHQHUDOO\QRWXVHIXOEXWLVSHUPLWWHG7KHPDVWHULVIUHHWRFKDQJHWKHE\WHHQDEOHVRQHDFKQHZGDWDSKDVHDOWKRXJKWKHUHDGGLDJUDPGRHVQRWVKRZWKLV,IWKHPDVWHUFKDQJHVE\WHHQDEOHVRQDUHDGWUDQVDFWLRQLWGRHVVRZLWKWKHVDPHWLPLQJDVZRXOGEHXVHGLQDZULWHWUDQVDFWLRQ,IE\WHHQDEOHVDUHLPSRUWDQWIRUWKHWDUJHWRQDUHDGWUDQVDFWLRQWKHWDUJHWPXVWZDLWIRUWKHE\WHHQDEOHVWREHYDOLGRQHDFKGDWDSKDVH
Revision 2.2
39
EHIRUHFRPSOHWLQJWKHWUDQVIHURWKHUZLVHLWPXVWUHWXUQDOOE\WHV1RWH%\WHHQDEOHVDUHYDOLGGXULQJWKHHQWLUHGDWDSKDVHLQGHSHQGHQWRIWKHVWDWHRIIRDY#
,IDWDUJHWVXSSRUWVSUHIHWFKLQJELWLVVHWLQWKH0HPRU\%DVH$GGUHVVUHJLVWHUUHIHUWR6HFWLRQLWPXVWDOVRUHWXUQDOOGDWDUHJDUGOHVVRIZKLFKE\WHHQDEOHVDUHDVVHUWHG$WDUJHWFDQRQO\RSHUDWHLQWKLVPRGHZKHQWKHUHDUHQRVLGHHIIHFWVGDWDGHVWUR\HGRUVWDWXVFKDQJHVEHFDXVHRIWKHDFFHVV
3&,DOORZVDQ\FRQWLJXRXVRUQRQFRQWLJXRXVFRPELQDWLRQRIE\WHHQDEOHV,IQRE\WHHQDEOHVDUHDVVHUWHGWKHWDUJHWRIWKHDFFHVVPXVWFRPSOHWHWKHGDWDSKDVHE\DVVHUWLQJTRDY#DQGSURYLGLQJSDULW\LIWKHWUDQVDFWLRQLVDUHDGUHTXHVW7KHWDUJHWRIDQDFFHVVZKHUHQRE\WHHQDEOHVDUHDVVHUWHGPXVWFRPSOHWHWKHFXUUHQWGDWDSKDVHZLWKRXWDQ\VWDWHFKDQJH2QDUHDGWUDQVDFWLRQWKLVPHDQVWKDWGDWDDQGVWDWXVDUHQRWFKDQJHG,IFRPSOHWLQJWKHDFFHVVKDVQRDIIHFWRQWKHGDWDRUVWDWXVWKHWDUJHWPD\FRPSOHWHWKHDFFHVVE\HLWKHUSURYLGLQJGDWDRUQRW7KHJHQHUDWLRQDQGFKHFNLQJRISDULW\LVWKHVDPHUHJDUGOHVVRIWKHVWDWHRIWKHE\WHHQDEOHVIRUERWKELWDQGELWGDWDWUDQVIHUV)RUDGLVFXVVLRQRQSDULW\JHQHUDWLRQDQGFKHFNLQJUHIHUWR6HFWLRQELWWUDQVDFWLRQVDQG6HFWLRQELWWUDQVDFWLRQV
+RZHYHUVRPHWDUJHWVPD\QRWEHDEOHWRSURSHUO\LQWHUSUHWQRQFRQWLJXRXVSDWWHUQVHJH[SDQVLRQEXVEULGJHVWKDWLQWHUIDFHWRDQGELWGHYLFHV([SDQVLRQEXVEULGJHVPD\RSWLRQDOO\UHSRUWSDWWHUQVWKDWDUHLOOHJDORQWKHH[SDQVLRQEXVDVDQDV\QFKURQRXVHUURUSERR#RUEUHDNWKHWUDQVDFWLRQLQWRVPDOOHUWUDQVDFWLRQVWKDWDUHOHJDOIRUWKHLQWHQGHGDJHQW7KHWDUJHWRIDQ,2WUDQVDFWLRQLVUHTXLUHGWRVLJQDO7DUJHW$ERUWLILWLVXQDEOHWRFRPSOHWHWKHHQWLUHDFFHVVGHILQHGE\WKHE\WHHQDEOHV
3.2.4. Bus Driving and Turnaround
$WXUQDURXQGF\FOHLVUHTXLUHGRQDOOVLJQDOVWKDWDUHGULYHQE\PRUHWKDQRQHDJHQW7KHWXUQDURXQGF\FOHLVUHTXLUHGWRDYRLGFRQWHQWLRQZKHQRQHDJHQWVWRSVGULYLQJDVLJQDODQGDQRWKHUDJHQWEHJLQVGULYLQJWKHVLJQDO7KLVLVLQGLFDWHGRQWKHWLPLQJGLDJUDPVDVWZRDUURZVSRLQWLQJDWHDFKRWKHUVWDLO7KLVWXUQDURXQGF\FOHRFFXUVDWGLIIHUHQWWLPHVIRUGLIIHUHQWVLJQDOV)RULQVWDQFHIRDY#TRDY#DEVSEL#STOP#DQGACK64#XVHWKHDGGUHVVSKDVHDVWKHLUWXUQDURXQGF\FOHFRAME#REQ64#C/BE[3::0]#C/BE[7::4]#AD[31::00]DQGAD[63::32]XVHWKH,GOHVWDWHEHWZHHQWUDQVDFWLRQVDVWKHLUWXUQDURXQGF\FOH7KHWXUQDURXQGF\FOHIRULOCK#RFFXUVRQHFORFNDIWHUWKHFXUUHQWRZQHUUHOHDVHVLWPERR#KDVDWXUQDURXQGF\FOHRQWKHIRXUWKFORFNDIWHUWKHODVWGDWDSKDVHZKLFKLVWKUHHFORFNVDIWHUWKHWXUQDURXQGF\FOHIRUWKHADOLQHV$Q,GOHVWDWHLVZKHQERWKFRAME#DQGIRDY#DUHGHDVVHUWHGHJFORFNLQ)LJXUH
$OOADOLQHVLQFOXGLQJAD[63::32]ZKHQWKHPDVWHUVXSSRUWVDELWGDWDSDWKPXVWEHGULYHQWRVWDEOHYDOXHVGXULQJELWWUDQVIHUVHYHU\DGGUHVVDQGGDWDSKDVH(YHQE\WHODQHVQRWLQYROYHGLQWKHFXUUHQWGDWDWUDQVIHUPXVWSK\VLFDOO\GULYHVWDEOHDOEHLWPHDQLQJOHVVGDWDRQWRWKHEXV7KHPRWLYDWLRQLVIRUSDULW\FDOFXODWLRQVDQGWRNHHSLQSXWEXIIHUVRQE\WHODQHVQRWLQYROYHGLQWKHWUDQVIHUIURPVZLWFKLQJDWWKHWKUHVKROGOHYHODQGPRUHJHQHUDOO\WRIDFLOLWDWHIDVWPHWDVWDELOLW\IUHHODWFKLQJ,QSRZHUVHQVLWLYHDSSOLFDWLRQVLWLVUHFRPPHQGHGWKDWLQWKHLQWHUHVWRIPLQLPL]LQJEXVVZLWFKLQJSRZHUFRQVXPSWLRQE\WHODQHVQRWEHLQJXVHGLQWKHFXUUHQWEXVSKDVHVKRXOGEHGULYHQZLWKWKHVDPHGDWDDVFRQWDLQHGLQWKHSUHYLRXVEXVSKDVH,QDSSOLFDWLRQVWKDWDUHQRWSRZHU
17 For a 32-bit data transfer, this means 4 bytes per data phase; for a 64-bit data transfer, this means 8 bytesper data phase.
Revision 2.2
40
VHQVLWLYHWKHDJHQWGULYLQJWKHADOLQHVPD\GULYHZKDWHYHULWGHVLUHVRQXQXVHGE\WHODQHV3DULW\PXVWEHFDOFXODWHGRQDOOE\WHVUHJDUGOHVVRIWKHE\WHHQDEOHV
3.2.5. Transaction Ordering and Posting
7UDQVDFWLRQRUGHULQJUXOHVRQ3&,DFFRPSOLVKWKUHHWKLQJV)LUVWWKH\VDWLVI\WKHZULWHUHVXOWVRUGHULQJUHTXLUHPHQWVRIWKH3URGXFHU&RQVXPHU0RGHO7KLVPHDQVWKDWWKHUHVXOWVRIZULWHVIURPRQHPDVWHUWKH3URGXFHUDQ\ZKHUHLQWKHV\VWHPDUHREVHUYDEOHE\DQRWKHUPDVWHUWKH&RQVXPHUDQ\ZKHUHLQWKHV\VWHPRQO\LQWKHLURULJLQDORUGHU'LIIHUHQWPDVWHUV3URGXFHUVLQGLIIHUHQWSODFHVLQWKHV\VWHPKDYHQRIXQGDPHQWDOQHHGIRUWKHLUZULWHVWRKDSSHQLQDSDUWLFXODURUGHUZLWKUHVSHFWWRHDFKRWKHUVLQFHHDFKZLOOKDYHDGLIIHUHQW&RQVXPHU,QWKLVFDVHWKHUXOHVDOORZIRUVRPHZULWHVWREHUHDUUDQJHG5HIHUWR$SSHQGL[(IRUDFRPSOHWHGLVFXVVLRQRIWKH3URGXFHU&RQVXPHU0RGHO6HFRQGWKH\DOORZIRUVRPHWUDQVDFWLRQVWREHSRVWHGWRLPSURYHSHUIRUPDQFH$QGWKLUGWKH\SUHYHQWEXVGHDGORFNFRQGLWLRQVZKHQSRVWLQJEXIIHUVKDYHWREHIOXVKHGWRPHHWWKHILUVWUHTXLUHPHQW
7KHRUGHUUHODWLRQVKLSRIDJLYHQWUDQVDFWLRQZLWKUHVSHFWWRRWKHUWUDQVDFWLRQVLVGHWHUPLQHGZKHQLWFRPSOHWHVLHZKHQGDWDLVWUDQVIHUUHG7UDQVDFWLRQVZKLFKWHUPLQDWHZLWK5HWU\KDYHQRWFRPSOHWHGVLQFHQRGDWDZDVWUDQVIHUUHGDQGWKHUHIRUHKDYHQRRUGHULQJUHTXLUHPHQWVUHODWLYHWRHDFKRWKHU7UDQVDFWLRQVWKDWWHUPLQDWHZLWK0DVWHU$ERUWRU7DUJHW$ERUWDUHFRQVLGHUHGFRPSOHWHGZLWKRUZLWKRXWGDWDEHLQJWUDQVIHUUHGDQGZLOOQRWEHUHSHDWHGE\WKHPDVWHU7KHV\VWHPPD\DFFHSWUHTXHVWVLQDQ\RUGHUFRPSOHWLQJRQHZKLOHFRQWLQXLQJWR5HWU\DQRWKHU,IDPDVWHUUHTXLUHVRQHWUDQVDFWLRQWREHFRPSOHWHGEHIRUHDQRWKHUWKHPDVWHUPXVWQRWDWWHPSWWKHVHFRQGWUDQVDFWLRQXQWLOWKHILUVWRQHLVFRPSOHWH,IDPDVWHUKDVRQO\RQHRXWVWDQGLQJUHTXHVWDWDWLPHWKHQWKDWPDVWHU¶VWUDQVDFWLRQVZLOOFRPSOHWHWKURXJKRXWWKHV\VWHPLQWKHVDPHRUGHUWKHPDVWHUH[HFXWHGWKHP5HIHUWR6HFWLRQIRUIXUWKHUGLVFXVVLRQRIUHTXHVWRUGHULQJ
7UDQVDFWLRQVFDQEHGLYLGHGLQWRWZRJHQHUDOJURXSVEDVHGRQKRZWKH\DUHKDQGOHGE\DQLQWHUPHGLDWHDJHQWVXFKDVDEULGJH7KHWZRJURXSVDUHSRVWHGDQGQRQSRVWHGWUDQVDFWLRQV3RVWHGWUDQVDFWLRQVFRPSOHWHDWWKHRULJLQDWLQJGHYLFHEHIRUHWKH\UHDFKWKHLUXOWLPDWHGHVWLQDWLRQ7KHPDVWHUZLOORIWHQSURFHHGZLWKRWKHUZRUNVRPHWLPHVLQFOXGLQJRWKHUEXVWUDQVDFWLRQVEHIRUHWKHSRVWHGWUDQVDFWLRQUHDFKHVLWXOWLPDWHGHVWLQDWLRQ,QHVVHQFHWKHLQWHUPHGLDWHDJHQWRIWKHDFFHVVHJDEULGJHDFFHSWVWKHGDWDRQEHKDOIRIWKHDFWXDOWDUJHWDQGDVVXPHVUHVSRQVLELOLW\IRUHQVXULQJWKDWWKHDFFHVVFRPSOHWHVDWWKHILQDOGHVWLQDWLRQ0HPRU\ZULWHV0HPRU\:ULWHDQG0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGVDUHDOORZHGWREHSRVWHGRQWKH3&,EXV
1RQSRVWHGWUDQVDFWLRQVUHDFKWKHLUXOWLPDWHGHVWLQDWLRQEHIRUHFRPSOHWLQJDWWKHRULJLQDWLQJGHYLFH7KHPDVWHUFDQQRWSURFHHGZLWKDQ\RWKHUZRUNXQWLOWKHWUDQVDFWLRQKDVFRPSOHWHGDWWKHXOWLPDWHGHVWLQDWLRQLIDGHSHQGHQF\H[LVWV0HPRU\UHDGWUDQVDFWLRQV0HPRU\5HDG0HPRU\5HDG/LQHDQG0HPRU\5HDG0XOWLSOH,2WUDQVDFWLRQV,25HDGDQG,2:ULWHDQGFRQILJXUDWLRQWUDQVDFWLRQV&RQILJXUDWLRQ5HDGDQG&RQILJXUDWLRQ:ULWHDUHQRQSRVWHGH[FHSWDVQRWHGEHORZIRUKRVWEULGJHV
7KHUHDUHWZRFDWHJRULHVRIGHYLFHVZLWKGLIIHUHQWUHTXLUHPHQWVIRUWUDQVDFWLRQRUGHULQJDQGSRVWLQJ(DFKFDWHJRU\ZLOOEHSUHVHQWHGVHSDUDWHO\
Revision 2.2
41
3.2.5.1. Transaction Ordering and Posting for Simple Devices
$VLPSOHGHYLFHLVDQ\GHYLFHWKDWZKLOHDFWLQJDVDEXVPDVWHUGRHVQRWUHTXLUHLWVZULWHGDWDWREHSRVWHGDWWKHEXVLQWHUIDFHORJLF*HQHUDOO\GHYLFHVWKDWGRQRWFRQQHFWWRORFDO&38VDUHLPSOHPHQWHGDVVLPSOHGHYLFHV
7KHWDUJHWDQGPDVWHUVWDWHPDFKLQHVLQWKH3&,LQWHUIDFHRIDVLPSOHGHYLFHDUHFRPSOHWHO\LQGHSHQGHQW$VLPSOHGHYLFHFDQQRWPDNHWKHFRPSOHWLRQRIDQ\WUDQVDFWLRQHLWKHUSRVWHGRUQRQSRVWHGDVDWDUJHWFRQWLQJHQWXSRQWKHSULRUFRPSOHWLRQRIDQ\RWKHUWUDQVDFWLRQDVDPDVWHU6LPSOHGHYLFHVDUHDOORZHGWRWHUPLQDWHDWUDQVDFWLRQZLWK5HWU\RQO\WRH[HFXWHWKHWUDQVDFWLRQDVD'HOD\HG7UDQVDFWLRQRUIRUWHPSRUDU\FRQGLWLRQVZKLFKDUHJXDUDQWHHGWREHUHVROYHGZLWKWLPHHJGXULQJDYLGHRVFUHHQUHIUHVKRUZKLOHDWUDQVDFWLRQEXIIHULVILOOHGZLWKWUDQVDFWLRQVPRYLQJLQWKHVDPHGLUHFWLRQ5HIHUWR6HFWLRQIRUDOLPLWRQWKHOHQJWKRIWLPHDPHPRU\ZULWHWUDQVDFWLRQFDQEHWHUPLQDWHGZLWK5HWU\
Implementation Note: Deadlock When Target and Master NotIndependent
7KHIROORZLQJLVDQH[DPSOHRIDGHDGORFNWKDWFRXOGRFFXULIGHYLFHVGRQRWPDNHWKHLUWDUJHWDQGPDVWHULQWHUIDFHVLQGHSHQGHQW
6XSSRVHWZRGHYLFHV'HYLFH$DQG'HYLFH%DUHWDONLQJGLUHFWO\WRHDFKRWKHU%RWKGHYLFHVDWWHPSW,2ZULWHVWRHDFKRWKHUVLPXOWDQHRXVO\6XSSRVH'HYLFH$LVJUDQWHGWKHEXVILUVWDQGH[HFXWHVLWV,2ZULWHDGGUHVVLQJ'HYLFH%'HYLFH%GHFRGHVLWVDGGUHVVDQGDVVHUWVDEVSEL#)XUWKHUVXSSRVHWKDW'HYLFH%YLRODWHVWKHUHTXLUHPHQWIRUWKHWDUJHWVWDWHPDFKLQHWREHLQGHSHQGHQWRIWKHPDVWHUVWDWHPDFKLQHDQGDOZD\VWHUPLQDWHVWUDQVDFWLRQVDVDWDUJHWZLWK5HWU\XQWLOLWVPDVWHUVWDWHPDFKLQHFRPSOHWHVLWVRXWVWDQGLQJUHTXHVWV6LQFH'HYLFH%DOVRKDVDQ,2WUDQVDFWLRQLWPXVWH[HFXWHDVDPDVWHULWWHUPLQDWHV'HYLFH$¶VWUDQVDFWLRQZLWK5HWU\
'HYLFH%LVWKHQJUDQWHGWKHEXVDQG'HYLFH%H[HFXWHVLWV,2ZULWHDGGUHVVLQJ'HYLFH$,I'HYLFH$UHVSRQGVWKHVDPHZD\'HYLFH%GLGWKHV\VWHPZLOOGHDGORFN
Revision 2.2
42
Implementation Note: Deadlock When Posted Write Data is NotAccepted
'HDGORFNVFDQDOVRRFFXUZKHQDGHYLFHGRHVQRWDFFHSWDPHPRU\ZULWHWUDQVDFWLRQIURPDEULGJH$VGHVFULEHGEHORZDEULGJHLVUHTXLUHGLQFHUWDLQFDVHVWRIOXVKLWVSRVWLQJEXIIHUDVDPDVWHUEHIRUHLWFRPSOHWHVDWUDQVDFWLRQDVDWDUJHW6XSSRVHD3&,WR3&,EULGJHFRQWDLQVSRVWHGPHPRU\ZULWHGDWDDGGUHVVHGWRDGRZQVWUHDPGHYLFH%XWEHIRUHWKHEULGJHFDQDFTXLUHWKHGRZQVWUHDPEXVWRGRWKHZULWHWUDQVDFWLRQDGRZQVWUHDPGHYLFHLQLWLDWHVDUHDGIURPKRVWPHPRU\6LQFHUHTXLUHPHQWLQWKHEULGJHUXOHVSUHVHQWHGEHORZVWDWHVWKDWSRVWLQJEXIIHUVPXVWEHIOXVKHGEHIRUHDUHDGWUDQVDFWLRQFDQEHFRPSOHWHGWKHEULGJHPXVW5HWU\WKHDJHQW¶VUHDGDQGDWWHPSWDZULWHWUDQVDFWLRQ,IWKHGRZQVWUHDPGHYLFHZHUHWRPDNHWKHDFFHSWDQFHRIWKHZULWHGDWDFRQWLQJHQWXSRQWKHSULRUFRPSOHWLRQRIWKHUHWULHGUHDGWUDQVDFWLRQWKDWLVLILWFRXOGQRWDFFHSWWKHSRVWHGZULWHXQWLOLWILUVWFRPSOHWHGWKHUHDGWUDQVDFWLRQWKHEXVZRXOGEHGHDGORFNHG
6LQFHFHUWDLQ3&,WR3&,EULGJHGHYLFHVGHVLJQHGWRSUHYLRXVYHUVLRQVRIWKLVVSHFLILFDWLRQUHTXLUHWKHLUSRVWLQJEXIIHUWREHIOXVKHGEHIRUHVWDUWLQJDQ\QRQSRVWHGWUDQVDFWLRQWKHVDPHGHDGORFNFRXOGRFFXULIWKHGRZQVWUHDPGHYLFHPDNHVWKHDFFHSWDQFHRIDSRVWHGZULWHFRQWLQJHQWRQWKHSULRUFRPSOHWLRQRIDQ\QRQSRVWHGWUDQVDFWLRQ
7KHUHTXLUHGLQGHSHQGHQFHRIWDUJHWDQGPDVWHUVWDWHPDFKLQHVLQDVLPSOHGHYLFHLPSOLHVWKDWDVLPSOHGHYLFHFDQQRWLQWHUQDOO\SRVWDQ\RXWERXQGWUDQVDFWLRQV)RUH[DPSOHLIGXULQJWKHFRXUVHRISHUIRUPLQJLWVLQWHQGHGIXQFWLRQDGHYLFHPXVWH[HFXWHDPHPRU\ZULWHDVDPDVWHURQWKH3&,EXVWKHGHYLFHFDQQRWSRVWWKDWPHPRU\ZULWHLQWKHPDVWHULQWHUIDFHRIWKHGHYLFH0RUHVSHFLILFDOO\WKHGHYLFHFDQQRWSURFHHGWRRWKHULQWHUQDORSHUDWLRQVVXFKDVXSGDWLQJVWDWXVUHJLVWHUVWKDWZRXOGEHREVHUYDEOHE\DQRWKHUPDVWHULQWKHV\VWHP7KHVLPSOHGHYLFHPXVWZDLWXQWLOWKHPHPRU\ZULWHWUDQVDFWLRQFRPSOHWHVRQWKH3&,EXVTRDY# DVVHUWHG0DVWHU$ERUWRU7DUJHW$ERUWEHIRUHSURFHHGLQJLQWHUQDOO\
6LPSOHGHYLFHVDUHVWURQJO\HQFRXUDJHGWRSRVWLQERXQGPHPRU\ZULWHWUDQVDFWLRQVWRVSHHGWKHWUDQVDFWLRQRQWKH3&,EXV+RZVXFKDGHYLFHGHDOVZLWKRUGHULQJRILQERXQGSRVWHGZULWHGDWDLVVWULFWO\LPSOHPHQWDWLRQGHSHQGHQWDQGEH\RQGWKHVFRSHRIWKLVVSHFLILFDWLRQ
6LPSOHGHYLFHVGRQRWVXSSRUWH[FOXVLYHDFFHVVHVDQGGRQRWXVHWKHLOCK# VLJQDO5HIHUWR$SSHQGL[)IRUDGLVFXVVLRQRIWKHXVHRILOCK#LQEULGJHGHYLFHV
3.2.5.2. Transaction Ordering and Posting for Bridges
$EULGJHGHYLFHLVDQ\GHYLFHWKDWLPSOHPHQWVLQWHUQDOSRVWLQJRIRXWERXQGPHPRU\ZULWHWUDQVDFWLRQVLHZULWHWUDQVDFWLRQVWKDWPXVWEHH[HFXWHGE\WKHGHYLFHDVDPDVWHURQWKH3&,EXV%ULGJHVQRUPDOO\MRLQWZREXVHVVXFKDVWZR3&,EXVHVDKRVWEXVDQGD3&,EXVRUD3&,EXVDQGDEXVIRUDORFDO&38LHDSHULSKHUDO&38
Revision 2.2
43
%ULGJHVDUHSHUPLWWHGWRSRVWPHPRU\ZULWHWUDQVDFWLRQVPRYLQJLQHLWKHUGLUHFWLRQWKURXJKWKHEULGJH7KHIROORZLQJRUGHULQJUXOHVJXDUDQWHHWKDWWKHUHVXOWVRIRQHPDVWHU¶VZULWHWUDQVDFWLRQVDUHREVHUYDEOHE\RWKHUPDVWHUVLQWKHSURSHURUGHUHYHQWKRXJKWKHZULWHWUDQVDFWLRQPD\EHSRVWHGLQDEULGJH7KH\DOVRJXDUDQWHHWKDWWKHEXVGRHVQRWGHDGORFNZKHQDEULGJHWULHVWRHPSW\LWVSRVWLQJEXIIHUV
• 3RVWHGPHPRU\ZULWHVPRYLQJLQWKHVDPHGLUHFWLRQWKURXJKDEULGJHZLOOFRPSOHWHRQWKHGHVWLQDWLRQEXVLQWKHVDPHRUGHUWKH\FRPSOHWHRQWKHRULJLQDWLQJEXV(YHQLIDVLQJOHEXUVWRQWKHRULJLQDWLQJEXVLVWHUPLQDWHGZLWK'LVFRQQHFWRQWKHGHVWLQDWLRQEXVVRWKDWLWLVEURNHQLQWRPXOWLSOHWUDQVDFWLRQVWKRVHWUDQVDFWLRQVPXVWQRWDOORZWKHGDWDSKDVHVWRFRPSOHWHRQWKHGHVWLQDWLRQEXVLQDQ\RUGHURWKHUWKDQWKHLURUGHURQWKHRULJLQDWLQJEXV
• :ULWHWUDQVDFWLRQVIORZLQJLQRQHGLUHFWLRQWKURXJKDEULGJHKDYHQRRUGHULQJUHTXLUHPHQWVZLWKUHVSHFWWRZULWHVIORZLQJLQWKHRWKHUGLUHFWLRQWKURXJKWKHEULGJH
• 3RVWHGPHPRU\ZULWHEXIIHUVLQERWKGLUHFWLRQVPXVWEHIOXVKHGEHIRUHFRPSOHWLQJDUHDGWUDQVDFWLRQLQHLWKHUGLUHFWLRQ3RVWHGPHPRU\ZULWHVRULJLQDWLQJRQWKHVDPHVLGHRIWKHEULGJHDVDUHDGWUDQVDFWLRQDQGFRPSOHWLQJEHIRUHWKHUHDGFRPPDQGFRPSOHWHVRQWKHRULJLQDWLQJEXVPXVWFRPSOHWHRQWKHGHVWLQDWLRQEXVLQWKHVDPHRUGHU3RVWHGPHPRU\ZULWHVRULJLQDWLQJRQWKHRSSRVLWHVLGHRIWKHEULGJHIURPDUHDGWUDQVDFWLRQDQGFRPSOHWLQJRQWKHUHDGGHVWLQDWLRQEXVEHIRUHWKHUHDGFRPPDQGFRPSOHWHVRQWKHUHDGGHVWLQDWLRQEXVPXVWFRPSOHWHRQWKHUHDGRULJLQEXVLQWKHVDPHRUGHU,QRWKHUZRUGVDUHDGWUDQVDFWLRQPXVWSXVKDKHDGRILWWKURXJKWKHEULGJHDQ\SRVWHGZULWHVRULJLQDWLQJRQWKHVDPHVLGHRIWKHEULGJHDQGSRVWHGEHIRUHWKHUHDG,QDGGLWLRQEHIRUHWKHUHDGWUDQVDFWLRQFDQFRPSOHWHRQLWVRULJLQDWLQJEXVLWPXVWSXOORXWRIWKHEULGJHDQ\SRVWHGZULWHVWKDWRULJLQDWHGRQWKHRSSRVLWHVLGHDQGZHUHSRVWHGEHIRUHWKHUHDGFRPPDQGFRPSOHWHVRQWKHUHDGGHVWLQDWLRQEXV
• $EULGJHFDQQHYHUPDNHWKHDFFHSWDQFHSRVWLQJRIDPHPRU\ZULWHWUDQVDFWLRQDVDWDUJHWFRQWLQJHQWRQWKHSULRUFRPSOHWLRQRIDQRQORFNHGWUDQVDFWLRQDVDPDVWHURQWKHVDPHEXV$EULGJHFDQPDNHWKHDFFHSWDQFHRIDPHPRU\ZULWHWUDQVDFWLRQDVDWDUJHWFRQWLQJHQWRQWKHSULRUFRPSOHWLRQRIDORFNHGWUDQVDFWLRQDVDPDVWHURQO\LIWKHEULGJHKDVDOUHDG\HVWDEOLVKHGDORFNHGRSHUDWLRQZLWKLWVLQWHQGHGWDUJHWRWKHUZLVHDGHDGORFNPD\RFFXU5HIHUWR$SSHQGL[)IRUDGLVFXVVLRQRIWKHXVHRILOCK#LQEULGJHGHYLFHV,QDOORWKHUFDVHVEULGJHVDUHDOORZHGWRUHIXVHWRDFFHSWDPHPRU\ZULWHRQO\IRUWHPSRUDU\FRQGLWLRQVZKLFKDUHJXDUDQWHHGWREHUHVROYHGZLWKWLPHHJGXULQJDYLGHRVFUHHQUHIUHVKRUZKLOHWKHPHPRU\EXIIHULVILOOHGE\SUHYLRXVPHPRU\ZULWHWUDQVDFWLRQVPRYLQJLQWKHVDPHGLUHFWLRQ
+RVWEXVEULGJHVDUHSHUPLWWHGWRSRVW,2ZULWHWUDQVDFWLRQVWKDWRULJLQDWHRQWKHKRVWEXVDQGFRPSOHWHRQD3&,EXVVHJPHQWZKHQWKH\IROORZWKHRUGHULQJUXOHVGHVFULEHGLQWKLVVSHFLILFDWLRQDQGGRQRWFDXVHDGHDGORFN7KLVPHDQVWKDWZKHQDKRVWEXVEULGJHSRVWVDQ,2ZULWHWUDQVDFWLRQWKDWRULJLQDWHGRQWKHKRVWEXVLWPXVWSURYLGHDGHDGORFNIUHHHQYLURQPHQWZKHQWKHWUDQVDFWLRQFRPSOHWHVRQ3&,7KHWUDQVDFWLRQZLOOFRPSOHWHRQWKHGHVWLQDWLRQ3&,EXVEHIRUHFRPSOHWLQJRQWKHRULJLQDWLQJ3&,EXV
6LQFHPHPRU\ZULWHWUDQVDFWLRQVPD\EHSRVWHGLQEULGJHVDQ\ZKHUHLQWKHV\VWHPDQG,2ZULWHVPD\EHSRVWHGLQWKHKRVWEXVEULGJHDPDVWHUFDQQRWDXWRPDWLFDOO\WHOOZKHQLWVZULWHWUDQVDFWLRQFRPSOHWHVDWWKHILQDOGHVWLQDWLRQ)RUDGHYLFHGULYHUWRJXDUDQWHHWKDWDZULWHKDVFRPSOHWHGDWWKHDFWXDOWDUJHWDQGQRWDWDQLQWHUPHGLDWHEULGJHLWPXVWFRPSOHWHDUHDGWRWKHVDPHGHYLFHWKDWWKHZULWHWDUJHWHG7KHUHDGPHPRU\RU,2IRUFHVDOOEULGJHVEHWZHHQWKHRULJLQDWLQJPDVWHUDQGWKHDFWXDOWDUJHWWRIOXVKDOOSRVWHG
Revision 2.2
44
GDWDEHIRUHDOORZLQJWKHUHDGWRFRPSOHWH)RUDGGLWLRQDOGHWDLOVRQGHYLFHGULYHUVUHIHUWR6HFWLRQ5HIHUWR6HFWLRQLWHPIRURWKHUFDVHVZKHUHDUHDGLVQHFHVVDU\
,QWHUUXSWUHTXHVWVWKDWXVHINTx#GRQRWDSSHDUDVWUDQVDFWLRQVRQWKH3&,EXVWKH\DUHVLGHEDQGVLJQDOVDQGWKHUHIRUHKDYHQRRUGHULQJUHODWLRQVKLSWRDQ\EXVWUDQVDFWLRQV)XUWKHUPRUHWKHV\VWHPLVQRWUHTXLUHGWRXVHWKH,QWHUUXSW$FNQRZOHGJHEXVWUDQVDFWLRQWRVHUYLFHLQWHUUXSWV6RLQWHUUXSWVDUHQRWV\QFKURQL]LQJHYHQWVDQGGHYLFHGULYHUVFDQQRWGHSHQGRQWKHPWRIOXVKSRVWLQJEXIIHUV+RZHYHUZKHQ06,DUHXVHGWKH\KDYHWKHVDPHRUGHULQJUXOHVDVDPHPRU\ZULWHWUDQVDFWLRQUHIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
3.2.6. Combining, Merging, and Collapsing
8QGHUFHUWDLQFRQGLWLRQVEULGJHVWKDWUHFHLYHZULWHGDWDPD\DWWHPSWWRFRQYHUWDWUDQVDFWLRQZLWKDVLQJOHRUPXOWLSOHGDWDSKDVHVLQWRDODUJHUWUDQVDFWLRQWRRSWLPL]HWKHGDWDWUDQVIHURQ3&,7KHWHUPVXVHGZKHQGHVFULELQJWKHDFWLRQDUHFRPELQLQJPHUJLQJDQGFROODSVLQJ(DFKWHUPZLOOEHGHILQHGDQGWKHXVDJHIRUEULGJHVKRVW3&,WR3&,RUVWDQGDUGH[SDQVLRQEXVZLOOEHGLVFXVVHG
&RPELQLQJRFFXUVZKHQVHTXHQWLDOPHPRU\ZULWHWUDQVDFWLRQVVLQJOHGDWDSKDVHRUEXUVWDQGLQGHSHQGHQWRIDFWLYHE\WHHQDEOHVDUHFRPELQHGLQWRDVLQJOH3&,EXVWUDQVDFWLRQXVLQJOLQHDUEXUVWRUGHULQJ
7KHFRPELQLQJRIGDWDLVQRWUHTXLUHGEXWLVUHFRPPHQGHGZKHQHYHUSRVWLQJRIZULWHGDWDLVEHLQJGRQH&RPELQLQJLVSHUPLWWHGRQO\ZKHQWKHLPSOLHGRUGHULQJLVQRWFKDQJHG,PSOLHGRUGHULQJPHDQVWKDWWKHWDUJHWVHHVWKHGDWDLQWKHVDPHRUGHUDVWKHRULJLQDOPDVWHUJHQHUDWHGLW)RUH[DPSOHDZULWHVHTXHQFHRI':25'DQGFDQEHFRQYHUWHGLQWRDEXUVWVHTXHQFH+RZHYHUDZULWHRI':25'DQGFDQQRWEHFRPELQHGLQWRDEXUVWEXWPXVWDSSHDURQ3&,DVWKUHHVHSDUDWHWUDQVDFWLRQVLQWKHVDPHRUGHUDVWKH\RFFXUUHGRULJLQDOO\%XUVWVPD\LQFOXGHGDWDSKDVHVWKDWKDYHQRE\WHHQDEOHVDVVHUWHG)RUH[DPSOHWKHVHTXHQFH':25'DQGFRXOGEHFRPELQHGLQWRDEXUVWLQZKLFKGDWDSKDVHFRQWDLQVWKHGDWDDQGE\WHHQDEOHVSURYLGHGZLWK':25'7KHVHFRQGGDWDSKDVHRIWKHEXUVWXVHVGDWDDQGE\WHHQDEOHVSURYLGHGZLWK':25'ZKLOHGDWDSKDVHDVVHUWVQRE\WHHQDEOHVDQGSURYLGHVQRPHDQLQJIXOGDWD7KHEXUVWFRPSOHWHVZLWKGDWDSKDVHXVLQJGDWDDQGE\WHHQDEOHVSURYLGHGZLWK':25'
,IWKHWDUJHWLVXQDEOHWRKDQGOHPXOWLSOHGDWDSKDVHVIRUDVLQJOHWUDQVDFWLRQLWWHUPLQDWHVWKHEXUVWWUDQVDFWLRQZLWK'LVFRQQHFWZLWKRUDIWHUHDFKGDWDSKDVH7KHWDUJHWVHHVWKHGDWDLQWKHVDPHRUGHUWKHRULJLQDWLQJPDVWHUJHQHUDWHGLWZKHWKHUWKHWUDQVDFWLRQZDVRULJLQDOO\JHQHUDWHGDVDEXUVWRUDVDVHULHVRIVLQJOHGDWDSKDVHDFFHVVHVZKLFKZHUHFRPELQHGLQWRDEXUVW
%\WH0HUJLQJRFFXUVZKHQDVHTXHQFHRILQGLYLGXDOPHPRU\ZULWHVE\WHVRUZRUGVDUHPHUJHGLQWRDVLQJOH':25'
7KHPHUJLQJRIE\WHVZLWKLQWKHVDPH':25'IRUELWWUDQVIHUVRU48$':25'HLJKWE\WHVIRUELWWUDQVIHUVLVQRWUHTXLUHGEXWLVUHFRPPHQGHGZKHQSRVWLQJRIZULWHGDWDLVGRQH%\WHPHUJLQJLVSHUPLWWHGRQO\ZKHQWKHE\WHVZLWKLQDGDWDSKDVHDUHLQDSUHIHWFKDEOHDGGUHVVUDQJH:KLOHVLPLODUWRFRPELQLQJLQFRQFHSWPHUJLQJFDQEHGRQHLQDQ\RUGHUZLWKLQWKHVDPHGDWDSKDVHDVORQJDVHDFKE\WHLVRQO\ZULWWHQRQFH)RUH[DPSOHLQDVHTXHQFHZKHUHE\WHVDQGDUHZULWWHQWRWKHVDPH':25'DGGUHVVWKHEULGJHFRXOGPHUJHWKHPLQWRDVLQJOHGDWDSKDVHPHPRU\ZULWHRQ3&,ZLWK%\WH(QDEOHDQGDOODVVHUWHGLQVWHDGRIIRXULQGLYLGXDOZULWHWUDQVDFWLRQV+RZHYHULIWKHVHTXHQFHZULWWHQWRWKHVDPH':25'DGGUHVVZHUH
Revision 2.2
45
E\WHDQGE\WHDJDLQZLWKWKHVDPHRUGLIIHUHQWGDWDE\WHDQGE\WHWKHEULGJHFDQQRWPHUJHWKHILUVWWZRZULWHVLQWRDVLQJOHGDWDSKDVHEHFDXVHWKHVDPHE\WHORFDWLRQPXVWEHZULWWHQWZLFH+RZHYHUWKHODVWWKUHHWUDQVDFWLRQVFRXOGEHPHUJHGLQWRDVLQJOHGDWDSKDVHZLWK%\WH(QDEOHEHLQJGHDVVHUWHGDQG%\WH(QDEOHDQGEHLQJDVVHUWHG0HUJLQJFDQQHYHUEHGRQHWRDUDQJHRI,2RU0HPRU\0DSSHG,2DGGUHVVHVQRWSUHIHWFKDEOH
1RWH0HUJLQJDQGFRPELQLQJFDQEHGRQHLQGHSHQGHQWO\RIHDFKRWKHU%\WHVZLWKLQD':25'PD\EHPHUJHGDQGPHUJHG':25'VFDQEHFRPELQHGZLWKRWKHU':25'VZKHQFRQGLWLRQVDOORZ$GHYLFHFDQLPSOHPHQWRQO\E\WHPHUJLQJRQO\FRPELQLQJERWKE\WHPHUJLQJDQGFRPELQLQJRUQHLWKHUE\WHPHUJLQJRUFRPELQLQJ
&ROODSVLQJLVZKHQDVHTXHQFHRIPHPRU\ZULWHVWRWKHVDPHORFDWLRQE\WHZRUGRU':25'DGGUHVVDUHFROODSVHGLQWRDVLQJOHEXVWUDQVDFWLRQ
&ROODSVLQJLVQRWSHUPLWWHGE\3&,EULGJHVKRVW3&,WR3&,RUVWDQGDUGH[SDQVLRQH[FHSWDVQRWHGEHORZ)RUH[DPSOHDPHPRU\ZULWHWUDQVDFWLRQZLWK%\WH(QDEOHDVVHUWHGWR':25'DGGUHVV;IROORZHGE\DPHPRU\ZULWHDFFHVVWRWKHVDPHDGGUHVV;DVDE\WHZRUGRU':25'RUDQ\RWKHUFRPELQDWLRQRIE\WHVDOORZHGE\3&,ZKHUH%\WH(QDEOHLVDVVHUWHGFDQQRWEHPHUJHGLQWRDVLQJOH3&,WUDQVDFWLRQ7KHVHWZRDFFHVVHVPXVWDSSHDURQ3&,DVWZRVHSDUDWHDQGGLVWLQFWWUDQVDFWLRQV
1RWH7KHFRPELQLQJDQGPHUJLQJRI,2DQG&RQILJXUDWLRQWUDQVDFWLRQVDUHQRWDOORZHG7KHFROODSVLQJRIGDWDRIDQ\W\SHRIWUDQVDFWLRQ&RQILJXUDWLRQ0HPRU\RU,2LVQHYHUDOORZHGH[FHSWZKHUHQRWHGEHORZ
1RWH,IDGHYLFHFDQQRWWROHUDWHPHPRU\ZULWHFRPELQLQJLWKDVEHHQGHVLJQHGLQFRUUHFWO\,IDGHYLFHFDQQRWWROHUDWHPHPRU\ZULWHE\WHPHUJLQJLWPXVWPDUNLWVHOIDVQRWSUHIHWFKDEOH5HIHUWR6HFWLRQIRUDGHVFULSWLRQRISUHIHWFKDEOH$GHYLFHWKDWPDUNVLWVHOISUHIHWFKDEOHPXVWWROHUDWHFRPELQLQJZLWKRXWUHRUGHULQJDQGE\WHPHUJLQJZLWKRXWFROODSVLQJRIZULWHVDVGHVFULEHGSUHYLRXVO\$GHYLFHLVH[SOLFLWO\QRWUHTXLUHGWRWROHUDWHUHRUGHULQJRI':25'VRUFROODSVLQJRIGDWD$SUHIHWFKDEOHDGGUHVVUDQJHPD\KDYHZULWHVLGHHIIHFWVEXWLWPD\QRWKDYHUHDGVLGHHIIHFWV$EULGJHKRVWEXV3&,WR3&,RUVWDQGDUGH[SDQVLRQEXVFDQQRWUHRUGHU':25'VLQDQ\VSDFHHYHQLQDSUHIHWFKDEOHVSDFH
%ULGJHVPD\RSWLRQDOO\DOORZGDWDWREHFROODSVHGLQDVSHFLILFDGGUHVVUDQJHZKHQDGHYLFHGULYHULQGLFDWHVWKDWWKHUHDUHQRDGYHUVHVLGHHIIHFWVGXHWRFROODSVLQJ+RZDGHYLFHGULYHULQGLFDWHVWKLVWRWKHV\VWHPLVEH\RQGWKHVFRSHRIWKLVVSHFLILFDWLRQ
Revision 2.2
46
Implementation Note: Combining, Merging, and Collapsing
%ULGJHVWKDWSRVWPHPRU\ZULWHGDWDVKRXOGFRQVLGHULPSOHPHQWLQJ&RPELQLQJDQG%\WH0HUJLQJ7KHFROODSVLQJRIPXOWLSOHPHPRU\ZULWHWUDQVDFWLRQVLQWRDVLQJOH3&,EXVWUDQVDFWLRQLVQHYHUDOORZHGH[FHSWDVQRWHGDERYH7KHFRPELQLQJRIVHTXHQWLDO':25'PHPRU\ZULWHVLQWRD3&,EXUVWKDVVLJQLILFDQWSHUIRUPDQFHEHQHILWV)RUH[DPSOHDSURFHVVRULVGRLQJDODUJHQXPEHURI':25'ZULWHVWRDIUDPHEXIIHU:KHQWKHKRVWEXVEULGJHFRPELQHVWKHVHDFFHVVHVLQWRDVLQJOH3&,WUDQVDFWLRQWKH3&,EXVFDQNHHSXSZLWKDKRVWEXVWKDWLVUXQQLQJIDVWHUDQGRUZLGHUWKDQ3&,
7KHPHUJLQJRIE\WHVZLWKLQDVLQJOH':25'SURYLGHVDSHUIRUPDQFHLPSURYHPHQWEXWQRWDVVLJQLILFDQWDVFRPELQLQJ+RZHYHUIRUXQDOLJQHGPXOWLE\WHGDWDWUDQVIHUVPHUJLQJDOORZVWKHKRVWEULGJHWRPHUJHPLVDOLJQHGGDWDLQWRVLQJOH':25'PHPRU\ZULWHWUDQVDFWLRQV7KLVUHGXFHVDWDPLQLPXPWKHQXPEHURI3&,WUDQVDFWLRQVE\DIDFWRURIWZR:KHQWKHEULGJHPHUJHVE\WHVLQWRD':25'DQGWKHQFRPELQHV':25'VLQWRDEXUVWWKHQXPEHURIWUDQVDFWLRQVRQ3&,FDQEHUHGXFHGHYHQIXUWKHUWKDQMXVWE\PHUJLQJ:LWKWKHDGGLWLRQRIFRPELQLQJVHTXHQWLDO':25'VWKHQXPEHURIWUDQVDFWLRQVRQ3&,FDQEHUHGXFHGHYHQIXUWKHU0HUJLQJGDWD':25'VZLWKLQDVLQJOHFDFKHOLQHDSSHDUVWRKDYHPLQLPDOSHUIRUPDQFHJDLQV
3.3. Bus Transactions7KHWLPLQJGLDJUDPVLQWKLVVHFWLRQVKRZWKHUHODWLRQVKLSRIVLJQLILFDQWVLJQDOVLQYROYHGLQELWWUDQVDFWLRQV:KHQDVLJQDOLVGUDZQDVDVROLGOLQHLWLVDFWLYHO\EHLQJGULYHQE\WKHFXUUHQWPDVWHURUWDUJHW:KHQDVLJQDOLVGUDZQDVDGDVKHGOLQHQRDJHQWLVDFWLYHO\GULYLQJLW+RZHYHULWPD\VWLOOEHDVVXPHGWRFRQWDLQDVWDEOHYDOXHLIWKHGDVKHGOLQHLVDWWKHKLJKUDLO7ULVWDWHGVLJQDOVDUHLQGLFDWHGWRKDYHLQGHWHUPLQDWHYDOXHVZKHQWKHGDVKHGOLQHLVEHWZHHQWKHWZRUDLOVHJADRUC/BE#OLQHV:KHQDVROLGOLQHEHFRPHVDGRWWHGOLQHLWLQGLFDWHVWKHVLJQDOZDVDFWLYHO\GULYHQDQGQRZLVWULVWDWHG:KHQDVROLGOLQHPDNHVDORZWRKLJKWUDQVLWLRQDQGWKHQEHFRPHVDGRWWHGOLQHLWLQGLFDWHVWKHVLJQDOZDVDFWLYHO\GULYHQKLJKWRSUHFKDUJHWKHEXVDQGWKHQWULVWDWHG7KHF\FOHVEHIRUHDQGDIWHUHDFKWUDQVDFWLRQZLOOEHGLVFXVVHGLQ6HFWLRQ
Revision 2.2
47
3.3.1. Read Transaction
)LJXUHLOOXVWUDWHVDUHDGWUDQVDFWLRQDQGVWDUWVZLWKDQDGGUHVVSKDVHZKLFKRFFXUVZKHQFRAME#LVDVVHUWHGIRUWKHILUVWWLPHDQGRFFXUVRQFORFN'XULQJWKHDGGUHVVSKDVHAD[31::00]FRQWDLQDYDOLGDGGUHVVDQGC/BE[3::0]#FRQWDLQDYDOLGEXVFRPPDQG
FRAME#
CLK
TRDY#
IRDY#
AD
DEVSEL#
C/BE#
ADDRESS
BUS CMD
DATA-1 DATA-2 DATA-3
BE#'s
1 2 3 4 5 6 7 8 9
DA
TA
TR
AN
SF
ER
DA
TA
TR
AN
SF
ER
DA
TA
TR
AN
SF
ER
WA
IT
ADDRESSPHASE
DATAPHASE
DATAPHASE
WA
IT
DATAPHASE
WA
IT
BUS TRANSACTION
)LJXUH%DVLF5HDG2SHUDWLRQ
7KHILUVWFORFNRIWKHILUVWGDWDSKDVHLVFORFN'XULQJWKHGDWDSKDVHC/BE#LQGLFDWHZKLFKE\WHODQHVDUHLQYROYHGLQWKHFXUUHQWGDWDSKDVH$GDWDSKDVHPD\FRQVLVWRIZDLWF\FOHVDQGDGDWDWUDQVIHU7KHC/BE#RXWSXWEXIIHUVPXVWUHPDLQHQDEOHGIRUERWKUHDGDQGZULWHVIURPWKHILUVWFORFNRIWKHGDWDSKDVHWKURXJKWKHHQGRIWKHWUDQVDFWLRQ7KLVHQVXUHVC/BE#DUHQRWOHIWIORDWLQJIRUORQJLQWHUYDOV7KHC/BE#OLQHVFRQWDLQYDOLGE\WHHQDEOHLQIRUPDWLRQGXULQJWKHHQWLUHGDWDSKDVHLQGHSHQGHQWRIWKHVWDWHRIIRDY#7KHC/BE#OLQHVFRQWDLQWKHE\WHHQDEOHLQIRUPDWLRQIRUGDWDSKDVH1RQWKHFORFNIROORZLQJWKHFRPSOHWLRQRIWKHGDWDSKDVH17KLVLVQRWVKRZQLQ)LJXUHEHFDXVHDEXUVWUHDGWUDQVDFWLRQW\SLFDOO\KDVDOOE\WHHQDEOHVDVVHUWHGKRZHYHULWLVVKRZQLQ)LJXUH1RWLFHRQFORFNLQ)LJXUHWKHPDVWHULQVHUWHGDZDLWVWDWHE\GHDVVHUWLQJIRDY#+RZHYHUWKHE\WHHQDEOHVIRUGDWDSKDVHDUHYDOLGRQFORFNDQGUHPDLQYDOLGXQWLOWKHGDWDSKDVHFRPSOHWHVRQFORFN
7KHILUVWGDWDSKDVHRQDUHDGWUDQVDFWLRQUHTXLUHVDWXUQDURXQGF\FOHHQIRUFHGE\WKHWDUJHWYLDTRDY#,QWKLVFDVHWKHDGGUHVVLVYDOLGRQFORFNDQGWKHQWKHPDVWHUVWRSVGULYLQJAD7KHHDUOLHVWWKHWDUJHWFDQSURYLGHYDOLGGDWDLVFORFN7KHWDUJHWPXVWGULYHWKHADOLQHVIROORZLQJWKHWXUQDURXQGF\FOHZKHQDEVSEL#LVDVVHUWHG2QFHHQDEOHGWKHRXWSXWEXIIHUVPXVWVWD\HQDEOHGWKURXJKWKHHQGRIWKHWUDQVDFWLRQ7KLVHQVXUHVWKDWWKHADOLQHVDUHQRWOHIWIORDWLQJIRUORQJLQWHUYDOV
2QHZD\IRUDGDWDSKDVHWRFRPSOHWHLVZKHQGDWDLVWUDQVIHUUHGZKLFKRFFXUVZKHQERWKIRDY#DQGTRDY#DUHDVVHUWHGRQWKHVDPHULVLQJFORFNHGJH7KHUHDUHRWKHUFRQGLWLRQVWKDWFRPSOHWHDGDWDSKDVHDQGWKHVHDUHGLVFXVVHGLQ6HFWLRQ
Revision 2.2
48
TRDY#FDQQRWEHGULYHQXQWLODEVSEL#LVDVVHUWHG:KHQHLWKHUIRDY#RUTRDY#LVGHDVVHUWHGDZDLWF\FOHLVLQVHUWHGDQGQRGDWDLVWUDQVIHUUHG$VQRWHGLQ)LJXUHGDWDLVVXFFHVVIXOO\WUDQVIHUUHGRQFORFNVDQGDQGZDLWF\FOHVDUHLQVHUWHGRQFORFNVDQG7KHILUVWGDWDSKDVHFRPSOHWHVLQWKHPLQLPXPWLPHIRUDUHDGWUDQVDFWLRQ7KHVHFRQGGDWDSKDVHLVH[WHQGHGRQFORFNEHFDXVHTRDY#LVGHDVVHUWHG7KHODVWGDWDSKDVHLVH[WHQGHGEHFDXVHIRDY#ZDVGHDVVHUWHGRQFORFN
7KHPDVWHUNQRZVDWFORFNWKDWWKHQH[WGDWDSKDVHLVWKHODVW+RZHYHUEHFDXVHWKHPDVWHULVQRWUHDG\WRFRPSOHWHWKHODVWWUDQVIHUIRDY#LVGHDVVHUWHGRQFORFNFRAME#VWD\VDVVHUWHG2QO\ZKHQIRDY#LVDVVHUWHGFDQFRAME#EHGHDVVHUWHGDVRFFXUVRQFORFNLQGLFDWLQJWRWKHWDUJHWWKDWWKLVLVWKHODVWGDWDSKDVHRIWKHWUDQVDFWLRQ
3.3.2. Write Transaction
)LJXUHLOOXVWUDWHVDZULWHWUDQVDFWLRQ7KHWUDQVDFWLRQVWDUWVZKHQFRAME#LVDVVHUWHGIRUWKHILUVWWLPHZKLFKRFFXUVRQFORFN$ZULWHWUDQVDFWLRQLVVLPLODUWRDUHDGWUDQVDFWLRQH[FHSWQRWXUQDURXQGF\FOHLVUHTXLUHGIROORZLQJWKHDGGUHVVSKDVHEHFDXVHWKHPDVWHUSURYLGHVERWKDGGUHVVDQGGDWD'DWDSKDVHVZRUNWKHVDPHIRUERWKUHDGDQGZULWHWUDQVDFWLRQV
FRAME#
CLK
TRDY#
IRDY#
AD
DEVSEL#
C/BE#
ADDRESS
BUS CMD
DATA-3
1 2 3 4 5 6 7 8 9
ADDRESSPHASE
DATAPHASE
DATAPHASE
DA
TA
TR
AN
SF
ER
DA
TA
TR
AN
SF
ER
WA
IT
WA
IT
DATA-1 DATA-2
WA
IT
DA
TA
TR
AN
SF
ER
DATAPHASE
BE#'s-1 BE#'s-3BE#'s-2
BUS TRANSACTION
)LJXUH%DVLF:ULWH2SHUDWLRQ
,Q)LJXUHWKHILUVWDQGVHFRQGGDWDSKDVHVFRPSOHWHZLWK]HURZDLWF\FOHV+RZHYHUWKHWKLUGGDWDSKDVHKDVWKUHHZDLWF\FOHVLQVHUWHGE\WKHWDUJHW1RWLFHERWKDJHQWVLQVHUWDZDLWF\FOHRQFORFNIRDY#PXVWEHDVVHUWHGZKHQFRAME#LVGHDVVHUWHGLQGLFDWLQJWKHODVWGDWDSKDVH
7KHGDWDWUDQVIHUZDVGHOD\HGE\WKHPDVWHURQFORFNEHFDXVHIRDY#ZDVGHDVVHUWHG7KHODVWGDWDSKDVHLVVLJQDOHGE\WKHPDVWHURQFORFNEXWLWGRHVQRWFRPSOHWHXQWLOFORFN
Revision 2.2
49
1RWH$OWKRXJKWKLVDOORZHGWKHPDVWHUWRGHOD\GDWDLWGLGQRWDOORZWKHE\WHHQDEOHVWREHGHOD\HG
3.3.3. Transaction Termination
7HUPLQDWLRQRID3&,WUDQVDFWLRQPD\EHLQLWLDWHGE\HLWKHUWKHPDVWHURUWKHWDUJHW:KLOHQHLWKHUFDQDFWXDOO\VWRSWKHWUDQVDFWLRQXQLODWHUDOO\WKHPDVWHUUHPDLQVLQXOWLPDWHFRQWUROEULQJLQJDOOWUDQVDFWLRQVWRDQRUGHUO\DQGV\VWHPDWLFFRQFOXVLRQUHJDUGOHVVRIZKDWFDXVHGWKHWHUPLQDWLRQ$OOWUDQVDFWLRQVDUHFRQFOXGHGZKHQFRAME#DQGIRDY#DUHERWKGHDVVHUWHGLQGLFDWLQJDQ,GOHVWDWHHJFORFNLQ)LJXUH
3.3.3.1. Master Initiated Termination
7KHPHFKDQLVPXVHGLQPDVWHULQLWLDWHGWHUPLQDWLRQLVZKHQFRAME#LVGHDVVHUWHGDQGIRDY#LVDVVHUWHG7KLVFRQGLWLRQVLJQDOVWKHWDUJHWWKDWWKHILQDOGDWDSKDVHLVLQSURJUHVV7KHILQDOGDWDWUDQVIHURFFXUVZKHQERWKIRDY#DQGTRDY#DUHDVVHUWHG7KHWUDQVDFWLRQUHDFKHVFRPSOHWLRQZKHQERWKFRAME#DQGIRDY#DUHGHDVVHUWHG,GOHVWDWH
7KHPDVWHUPD\LQLWLDWHWHUPLQDWLRQXVLQJWKLVPHFKDQLVPIRURQHRIWZRUHDVRQV
Completion refers to termination when the master has concluded its intendedtransaction. This is the most common reason for termination.
Timeout Uefers to termination when the master’s GNT# line is deasserted andits internal Latency Timer has expired. The intended transaction isnot necessarily concluded. The timer may have expired because oftarget-induced access latency or because the intended operation wasvery long. Refer to Section 3.5.4. for a description of the LatencyTimer operation.
A Memory Write and Invalidate transaction is not governed by theLatency Timer except at cacheline boundaries. A master that initiatesa transaction with the Memory Write and Invalidate command ignoresthe Latency Timer until a cacheline boundary. When the transactionreaches a cacheline boundary and the Latency Timer has expired (andGNT# is deasserted), the master must terminate the transaction.
$PRGLILHGYHUVLRQRIWKLVWHUPLQDWLRQPHFKDQLVPDOORZVWKHPDVWHUWRWHUPLQDWHWKHWUDQVDFWLRQZKHQQRWDUJHWUHVSRQGV7KLVDEQRUPDOWHUPLQDWLRQLVUHIHUUHGWRDV0DVWHU$ERUW$OWKRXJKLWPD\FDXVHDIDWDOHUURUIRUWKHDSSOLFDWLRQRULJLQDOO\UHTXHVWLQJWKHWUDQVDFWLRQWKHWUDQVDFWLRQFRPSOHWHVJUDFHIXOO\WKXVSUHVHUYLQJQRUPDO3&,RSHUDWLRQIRURWKHUDJHQWV
7ZRH[DPSOHVRIQRUPDOFRPSOHWLRQDUHVKRZQLQ)LJXUH7KHILQDOGDWDSKDVHLVLQGLFDWHGE\WKHGHDVVHUWLRQRIFRAME#DQGWKHDVVHUWLRQRIIRDY#7KHILQDOGDWDSKDVHFRPSOHWHVZKHQFRAME#LVGHDVVHUWHGDQGIRDY#DQGTRDY#DUHERWKDVVHUWHG7KHEXVUHDFKHVDQ,GOHVWDWHZKHQIRDY#LVGHDVVHUWHGZKLFKRFFXUVRQFORFN%HFDXVHWKHWUDQVDFWLRQKDVFRPSOHWHGTRDY#LVGHDVVHUWHGRQFORFNDOVR1RWHTRDY# LVQRWUHTXLUHGWREHDVVHUWHGRQFORFNEXWFRXOGKDYHGHOD\HGWKHILQDOGDWDWUDQVIHUDQGWUDQVDFWLRQWHUPLQDWLRQXQWLOLWLVUHDG\E\GHOD\LQJWKHILQDODVVHUWLRQ
Revision 2.2
50
RITRDY#,IWKHWDUJHWGRHVWKDWWKHPDVWHULVUHTXLUHGWRNHHSIRDY#DVVHUWHGXQWLOWKHILQDOGDWDWUDQVIHURFFXUV
CLK
TRDY#
IRDY#
1 2 3 4 1 2 3 4
T/O
T/O
FRAME#
GNT#
)LJXUH0DVWHU,QLWLDWHG7HUPLQDWLRQ
%RWKVLGHVRI)LJXUHFRXOGKDYHEHHQFDXVHGE\DWLPHRXWWHUPLQDWLRQ2QWKHOHIWVLGHFRAME#LVGHDVVHUWHGRQFORFNEHFDXVHWKHWLPHUH[SLUHVGNT#LVGHDVVHUWHGDQGWKHPDVWHULVUHDG\IRDY#DVVHUWHGIRUWKHILQDOWUDQVIHU%HFDXVHGNT#ZDVGHDVVHUWHGZKHQWKHWLPHUH[SLUHGFRQWLQXHGXVHRIWKHEXVLVQRWDOORZHGH[FHSWZKHQXVLQJWKH0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGUHIHUWR6HFWLRQZKLFKPXVWEHVWRSSHGDWWKHFDFKHOLQHERXQGDU\7HUPLQDWLRQWKHQSURFHHGVDVQRUPDO,ITRDY#LVGHDVVHUWHGRQFORFNWKDWGDWDSKDVHFRQWLQXHVXQWLOTRDY#LVDVVHUWHGFRAME#PXVWUHPDLQGHDVVHUWHGDQGIRDY#PXVWUHPDLQDVVHUWHGXQWLOWKHGDWDSKDVHFRPSOHWHV
7KHULJKWKDQGH[DPSOHVKRZVDWLPHUH[SLULQJRQFORFN%HFDXVHWKHPDVWHULVQRWUHDG\WRWUDQVIHUGDWDIRDY#LVGHDVVHUWHGRQFORFNFRAME#LVUHTXLUHGWRVWD\DVVHUWHGFRAME#LVGHDVVHUWHGRQFORFNEHFDXVHWKHPDVWHULVUHDG\IRDY#LVDVVHUWHGWRFRPSOHWHWKHWUDQVDFWLRQRQFORFN7KHPDVWHUPXVWEHGULYLQJYDOLGGDWDZULWHRUEHFDSDEOHRIUHFHLYLQJGDWDUHDGZKHQHYHUIRDY#LVDVVHUWHG7KLVGHOD\LQWHUPLQDWLRQVKRXOGQRWEHH[WHQGHGPRUHWKDQWZRRUWKUHHFORFNV$OVRQRWHWKDWWKHWUDQVDFWLRQQHHGQRWEHWHUPLQDWHGDIWHUWLPHUH[SLUDWLRQXQOHVVGNT#LVGHDVVHUWHG
0DVWHU$ERUWWHUPLQDWLRQDVVKRZQLQ)LJXUHLVDQDEQRUPDOFDVHH[FHSWIRUFRQILJXUDWLRQRU6SHFLDO&\FOHFRPPDQGVRIPDVWHULQLWLDWHGWHUPLQDWLRQ$PDVWHUGHWHUPLQHVWKDWWKHUHZLOOEHQRUHVSRQVHWRDWUDQVDFWLRQLIDEVSEL#UHPDLQVGHDVVHUWHGRQFORFN)RUDFRPSOHWHGHVFULSWLRQRIDEVSEL#RSHUDWLRQUHIHUWR6HFWLRQ7KHPDVWHUPXVWDVVXPHWKDWWKHWDUJHWRIWKHDFFHVVLVLQFDSDEOHRIGHDOLQJZLWKWKHUHTXHVWHGWUDQVDFWLRQRUWKDWWKHDGGUHVVZDVEDGDQGPXVWQRWUHSHDWWKHWUDQVDFWLRQ2QFHWKHPDVWHUKDVGHWHFWHGWKHPLVVLQJDEVSEL#FORFNLQWKLVH[DPSOHFRAME#LVGHDVVHUWHGRQFORFNDQGIRDY#LVGHDVVHUWHGRQFORFN7KHHDUOLHVWDPDVWHUFDQWHUPLQDWHDWUDQVDFWLRQZLWK0DVWHU$ERUWLVILYHFORFNVDIWHUFRAME#ZDVILUVWVDPSOHGDVVHUWHGZKLFKRFFXUVZKHQWKHPDVWHUDWWHPSWVDVLQJOHGDWDWUDQVIHU,IDEXUVWLVDWWHPSWHGWKHWUDQVDFWLRQLVORQJHUWKDQILYHFORFNV+RZHYHUWKHPDVWHUPD\WDNHORQJHUWRGHDVVHUWFRAME#DQGWHUPLQDWHWKHDFFHVV7KHPDVWHUPXVWVXSSRUWWKHFRAME#IRDY#UHODWLRQVKLSRQDOOWUDQVDFWLRQVLQFOXGLQJ0DVWHU$ERUWFRAME#FDQQRWEHGHDVVHUWHGEHIRUHIRDY#LVDVVHUWHGDQGIRDY#PXVW
Revision 2.2
51
UHPDLQDVVHUWHGIRUDWOHDVWRQHFORFNDIWHUFRAME#LVGHDVVHUWHGHYHQZKHQWKHWUDQVDFWLRQLVWHUPLQDWHGZLWK0DVWHU$ERUW
$OWHUQDWLYHO\IRDY#FRXOGEHGHDVVHUWHGRQFORFNLIFRAME#ZDVGHDVVHUWHGDVLQWKHFDVHRIDWUDQVDFWLRQZLWKDVLQJOHGDWDSKDVH7KHPDVWHUZLOOQRUPDOO\QRWUHSHDWDWUDQVDFWLRQWHUPLQDWHGZLWK0DVWHU$ERUW5HIHUWR6HFWLRQ1RWH,IDEVSEL#KDGEHHQDVVHUWHGRQFORFNVRURIWKLVH[DPSOHLWZRXOGLQGLFDWHWKHUHTXHVWKDGEHHQDFNQRZOHGJHGE\DQDJHQWDQG0DVWHU$ERUWWHUPLQDWLRQZRXOGQRWEHSHUPLVVLEOH
7KHKRVWEXVEULGJHLQ3&FRPSDWLEOHV\VWHPVPXVWUHWXUQDOOVRQDUHDGWUDQVDFWLRQDQGGLVFDUGGDWDRQDZULWHWUDQVDFWLRQZKHQWHUPLQDWHGZLWK0DVWHU$ERUW7KHEULGJHLVUHTXLUHGWRVHWWKH0DVWHU$ERUWGHWHFWHGELWLQWKHVWDWXVUHJLVWHU2WKHUPDVWHUGHYLFHVPD\UHSRUWWKLVFRQGLWLRQDVDQHUURUE\VLJQDOLQJSERR#ZKHQWKHPDVWHUFDQQRWUHSRUWWKHHUURUWKURXJKLWVGHYLFHGULYHU$3&,WR3&,EULGJHPXVWVXSSRUW3&FRPSDWLELOLW\DVGHVFULEHGIRUWKHKRVWEXVEULGJH:KHQWKH3&,WR3&,EULGJHLVXVHGLQRWKHUV\VWHPVWKHEULGJHEHKDYHVOLNHRWKHUPDVWHUVDQGUHSRUWVDQHUURU3UHIHWFKLQJRIUHDGGDWDEH\RQGWKHDFWXDOUHTXHVWE\DEULGJHPXVWEHWRWDOO\WUDQVSDUHQWWRWKHV\VWHP7KLVPHDQVWKDWZKHQDSUHIHWFKHGWUDQVDFWLRQLVWHUPLQDWHGZLWK0DVWHU$ERUWWKHEULGJHPXVWVLPSO\VWRSWKHWUDQVDFWLRQDQGFRQWLQXHQRUPDORSHUDWLRQZLWKRXWUHSRUWLQJDQHUURU7KLVRFFXUVZKHQDWUDQVDFWLRQLVQRWFODLPHGE\DWDUJHW
TRDY#
DEVSEL#
IRDY#
CLK
NO RESPONSE
ACKNOWLEDGEFAST MED SLOW SUB
FRAME#
1 2 3 4 5 6 7 8
)LJXUH0DVWHU$ERUW7HUPLQDWLRQ
,QVXPPDU\WKHIROORZLQJJHQHUDOUXOHVJRYHUQFRAME#DQGIRDY#LQDOO3&,WUDQVDFWLRQV
FRAME#DQGLWVFRUUHVSRQGLQJIRDY#GHILQHWKH%XV\,GOHVWDWHRIWKHEXVZKHQHLWKHULVDVVHUWHGWKHEXVLV%XV\ZKHQERWKDUHGHDVVHUWHGWKHEXVLV,GOH
2QFHFRAME#KDVEHHQGHDVVHUWHGLWFDQQRWEHUHDVVHUWHGGXULQJWKHVDPHWUDQVDFWLRQ
FRAME#FDQQRWEHGHDVVHUWHGXQOHVVIRDY#LVDVVHUWHGIRDY#PXVWDOZD\VEHDVVHUWHGRQWKHILUVWFORFNHGJHWKDWFRAME#LVGHDVVHUWHG
2QFHDPDVWHUKDVDVVHUWHGIRDY#,LWFDQQRWFKDQJHIRDY#RUFRAME#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV
7KHPDVWHUPXVWGHDVVHUWIRDY#WKHFORFNDIWHUWKHFRPSOHWLRQRIWKHODVWGDWDSKDVH
Revision 2.2
52
3.3.3.2. Target Initiated Termination
8QGHUPRVWFRQGLWLRQVWKHWDUJHWLVDEOHWRVRXUFHRUVLQNWKHGDWDUHTXHVWHGE\WKHPDVWHUXQWLOWKHPDVWHUWHUPLQDWHVWKHWUDQVDFWLRQ%XWZKHQWKHWDUJHWLVXQDEOHWRFRPSOHWHWKHUHTXHVWLWPD\XVHWKHSTOP#VLJQDOWRLQLWLDWHWHUPLQDWLRQRIWKHWUDQVDFWLRQ+RZWKHWDUJHWFRPELQHVSTOP#ZLWKRWKHUVLJQDOVZLOOLQGLFDWHWRWKHPDVWHUVRPHWKLQJDERXWWKHFRQGLWLRQZKLFKOHDGWRWKHWHUPLQDWLRQ
7KHWKUHHW\SHVRIWDUJHWLQLWLDWHGWHUPLQDWLRQDUH
5HWU\ refers to termination requested before any data is transferred becausethe target is busy and temporarily unable to process the transaction.This condition may occur, for example, because the device cannotmeet the initial latency requirement, is currently locked by anothermaster, or there is a conflict for a internal resource.
Retry is a special case of Disconnect without data being transferred onthe initial data phase.
The target signals Retry by asserting STOP# and not assertingTRDY# on the initial data phase of the transaction (STOP# cannot beasserted during the turn-around cycle between the address phase andfirst data phase of a read transaction). When the target uses Retry, nodata is transferred.
Disconnect refers to termination requested with or after data was transferred onthe initial data phase because the target is unable to respond within thetarget subsequent latency requirement and, therefore, is temporarilyunable to continue bursting. This might be because the burst crosses aresource boundary or a resource conflict occurs. Data may or may nottransfer on the data phase where Disconnect is signaled. Notice thatDisconnect differs from Retry in that Retry is always on the initialdata phase, and no data transfers. If data is transferred with or beforethe target terminates the transaction, it is a Disconnect. This may alsooccur on the initial data phase because the target is not capable ofdoing a burst.
Disconnect with data may be signaled on any data phase by assertingTRDY# and STOP# together. This termination is used when thetarget is only willing to complete the current data phase and no more.
Disconnect without data may be signaled on any subsequent dataphase (meaning data was transferred on the previous data phase) bydeasserting TRDY# and asserting STOP#.
Revision 2.2
53
Target-Abort refers to an abnormal termination requested because the targetdetected a fatal error or the target will never be able to complete therequest. Although it may cause a fatal error for the applicationoriginally requesting the transaction, the transaction completesgracefully, thus, preserving normal operation for other agents. Forexample, a master requests all bytes in an I/O Address SpaceDWORD to be read, but the target design restricts access to a singlebyte in this range. Since the target cannot complete the request, thetarget terminates the request with Target-Abort.
Once the target has claimed an access by asserting DEVSEL#, it cansignal Target-Abort on any subsequent clock. The target signalsTarget-Abort by deasserting DEVSEL# and asserting STOP# at thesame time.
0RVWWDUJHWVZLOOEHUHTXLUHGWRLPSOHPHQWDWOHDVW5HWU\FDSDELOLW\EXWDQ\RWKHUYHUVLRQVRIWDUJHWLQLWLDWHGWHUPLQDWLRQDUHRSWLRQDOIRUWDUJHWV0DVWHUVPXVWEHFDSDEOHRISURSHUO\GHDOLQJZLWKWKHPDOO5HWU\LVRSWLRQDOWRYHU\VLPSOHWDUJHWVWKDW
• GRQRWVXSSRUWH[FOXVLYHORFNHGDFFHVVHV
• GRQRWKDYHDSRVWHGPHPRU\ZULWHEXIIHUZKLFKQHHGVWREHIOXVKHGWRPHHWWKH3&,RUGHULQJUXOHV
• FDQQRWJHWLQWRDVWDWHZKHUHWKH\PD\QHHGWRUHMHFWDQDFFHVV
• FDQDOZD\VPHHWWDUJHWLQLWLDOODWHQF\
$WDUJHWLVSHUPLWWHGWRVLJQDO'LVFRQQHFWZLWKGDWDDVVHUWSTOP# DQGTRDY#RQWKHLQLWLDOGDWDSKDVHHYHQLIWKHPDVWHULVQRWEXUVWLQJLHFRAME#LVGHDVVHUWHG
3.3.3.2.1. Target Termination Signaling Rules
7KHIROORZLQJJHQHUDOUXOHVJRYHUQFRAME#IRDY#TRDY#STOP#DQGDEVSEL#ZKLOHWHUPLQDWLQJWUDQVDFWLRQV
$GDWDSKDVHFRPSOHWHVRQDQ\ULVLQJFORFNHGJHRQZKLFKIRDY#LVDVVHUWHGDQGHLWKHUSTOP#RUTRDY#LVDVVHUWHG
,QGHSHQGHQWRIWKHVWDWHRISTOP#DGDWDWUDQVIHUWDNHVSODFHRQHYHU\ULVLQJHGJHRIFORFNZKHUHERWKIRDY#DQGTRDY#DUHDVVHUWHG
2QFHWKHWDUJHWDVVHUWVSTOP#LWPXVWNHHSSTOP#DVVHUWHGXQWLOFRAME#LVGHDVVHUWHGZKHUHXSRQLWPXVWGHDVVHUWSTOP#
2QFHDWDUJHWKDVDVVHUWHGTRDY#RUSTOP#LWFDQQRWFKDQJHDEVSEL#TRDY#RUSTOP#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV
:KHQHYHUSTOP#LVDVVHUWHGWKHPDVWHUPXVWGHDVVHUWFRAME#DVVRRQDVIRDY#FDQEHDVVHUWHG
Revision 2.2
54
,IQRWDOUHDG\GHDVVHUWHGTRDY#STOP#DQGDEVSEL#PXVWEHGHDVVHUWHGWKHFORFNIROORZLQJWKHFRPSOHWLRQRIWKHODVWGDWDSKDVHDQGPXVWEHWULVWDWHGWKHQH[WFORFN
5XOHPHDQVWKDWDGDWDSKDVHFDQFRPSOHWHZLWKRUZLWKRXWTRDY# EHLQJDVVHUWHG:KHQDWDUJHWLVXQDEOHWRFRPSOHWHDGDWDWUDQVIHULWFDQDVVHUWSTOP#ZLWKRXWDVVHUWLQJTRDY#
:KHQERWKFRAME#DQGIRDY#DUHDVVHUWHGWKHPDVWHUKDVFRPPLWWHGWRFRPSOHWHWZRGDWDSKDVHV7KHPDVWHULVXQDEOHWRGHDVVHUWFRAME#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHVEHFDXVHIRDY#LVDVVHUWHG%HFDXVHDGDWDSKDVHLVDOORZHGWRFRPSOHWHZKHQSTOP#DQGIRDY#DUHDVVHUWHGWKHPDVWHULVDOORZHGWRVWDUWWKHILQDOGDWDSKDVHE\GHDVVHUWLQJFRAME#DQGNHHSLQJIRDY#DVVHUWHG7KHPDVWHUPXVWGHDVVHUWIRDY#WKHFORFNDIWHUWKHFRPSOHWLRQRIWKHODVWGDWDSKDVH
5XOHLQGLFDWHVWKDWGDWDWUDQVIHUVUHJDUGOHVVRIWKHVWDWHRISTOP#ZKHQERWKTRDY#DQGIRDY#DUHDVVHUWHG
5XOHPHDQVWKDWRQFHSTOP#LVDVVHUWHGLWPXVWUHPDLQDVVHUWHGXQWLOWKHWUDQVDFWLRQLVFRPSOHWH7KHODVWGDWDSKDVHRIDWUDQVDFWLRQFRPSOHWHVZKHQFRAME#LVGHDVVHUWHGIRDY#LVDVVHUWHGDQGSTOP#RUTRDY#LVDVVHUWHG7KHWDUJHWPXVWQRWDVVXPHDQ\WLPLQJUHODWLRQVKLSEHWZHHQWKHDVVHUWLRQRISTOP#DQGWKHGHDVVHUWLRQRIFRAME#EXWPXVWNHHSSTOP#DVVHUWHGXQWLOFRAME#LVGHDVVHUWHGDQGIRDY#LVDVVHUWHGWKHODVWGDWDSKDVHFRPSOHWHVSTOP#PXVWEHGHDVVHUWHGRQWKHFORFNIROORZLQJWKHFRPSOHWLRQRIWKHODVWGDWDSKDVH
:KHQERWKSTOP#DQGTRDY#DUHDVVHUWHGLQWKHVDPHGDWDSKDVHWKHWDUJHWZLOOWUDQVIHUGDWDLQWKDWGDWDSKDVH,QWKLVFDVHTRDY#PXVWEHGHDVVHUWHGZKHQWKHGDWDSKDVHFRPSOHWHV$VEHIRUHSTOP#PXVWUHPDLQDVVHUWHGXQWLOWKHWUDQVDFWLRQHQGVZKHUHXSRQLWLVGHDVVHUWHG
,IWKHWDUJHWUHTXLUHVZDLWVWDWHVLQWKHGDWDSKDVHZKHUHLWDVVHUWVSTOP#LWPXVWGHOD\WKHDVVHUWLRQRISTOP#XQWLOLWLVUHDG\WRFRPSOHWHWKHGDWDSKDVH
5XOHPHDQVWKHWDUJHWLVQRWDOORZHGWRFKDQJHLWVPLQGRQFHLWKDVFRPPLWWHGWRFRPSOHWHWKHFXUUHQWGDWDSKDVH&RPPLWWLQJWRFRPSOHWHDGDWDSKDVHRFFXUVZKHQWKHWDUJHWDVVHUWVHLWKHUTRDY#RUSTOP#.7KHWDUJHWFRPPLWVWR
• 7UDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGFRQWLQXHWKHWUDQVDFWLRQLIDEXUVWE\DVVHUWLQJTRDY#DQGQRWDVVHUWLQJSTOP#
• 7UDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQE\DVVHUWLQJERWKTRDY#DQG STOP#
• 1RWWUDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQE\DVVHUWLQJSTOP#DQGGHDVVHUWLQJTRDY#
• 1RWWUDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQZLWKDQHUURUFRQGLWLRQ7DUJHW$ERUWE\DVVHUWLQJSTOP#DQGGHDVVHUWLQJTRDY#DQGDEVSEL#
7KHWDUJHWKDVQRWFRPPLWWHGWRFRPSOHWHWKHFXUUHQWGDWDSKDVHZKLOHTRDY# DQGSTOP#DUHERWKGHDVVHUWHG7KHWDUJHWLVVLPSO\LQVHUWLQJZDLWVWDWHV
5XOHPHDQVWKDWZKHQWKHPDVWHUVDPSOHVSTOP#DVVHUWHGLWPXVWGHDVVHUWFRAME#RQWKHILUVWF\FOHWKHUHDIWHULQZKLFKIRDY#LVDVVHUWHG7KHDVVHUWLRQRIIRDY# DQGGHDVVHUWLRQRIFRAME#VKRXOGRFFXUDVVRRQDVSRVVLEOHDIWHUSTOP#LVDVVHUWHGSUHIHUDEO\ZLWKLQRQHWRWKUHHF\FOHV7KLVDVVHUWLRQRIIRDY#DQGWKHUHIRUHFRAME#
Revision 2.2
55
GHDVVHUWLRQPD\RFFXUDVDFRQVHTXHQFHRIWKHQRUPDOIRDY#EHKDYLRURIWKHPDVWHUKDGWKHFXUUHQWWUDQVDFWLRQQRWEHHQWDUJHWWHUPLQDWHG$OWHUQDWLYHO\LITRDY#LVGHDVVHUWHGLQGLFDWLQJWKHUHZLOOEHQRIXUWKHUGDWDWUDQVIHUWKHPDVWHUPD\DVVHUWIRDY#LPPHGLDWHO\HYHQZLWKRXWEHLQJSUHSDUHGWRFRPSOHWHDGDWDWUDQVIHU,ID0HPRU\:ULWHDQG,QYDOLGDWHWUDQVDFWLRQLVWHUPLQDWHGE\WKHWDUJHWWKHPDVWHUFRPSOHWHVWKHWUDQVDFWLRQWKHUHVWRIWKHFDFKHOLQHDVVRRQDVSRVVLEOHDGKHULQJWRWKHSTOP#SURWRFROXVLQJWKH0HPRU\:ULWHFRPPDQGVLQFHWKHFRQGLWLRQVWRLVVXH0HPRU\:ULWHDQG,QYDOLGDWHDUHQRORQJHUWUXH
5XOHUHTXLUHVWKHWDUJHWWRUHOHDVHFRQWURORIWKHWDUJHWVLJQDOVLQWKHVDPHPDQQHULWZRXOGLIWKHWUDQVDFWLRQKDGFRPSOHWHGXVLQJPDVWHUWHUPLQDWLRQ5HWU\DQG'LVFRQQHFWDUHQRUPDOWHUPLQDWLRQFRQGLWLRQVRQWKHEXV2QO\7DUJHW$ERUWLVDQDEQRUPDOWHUPLQDWLRQWKDWPD\KDYHFDXVHGDQHUURU%HFDXVHWKHUHSRUWLQJRIHUURUVLVRSWLRQDOWKHEXVPXVWFRQWLQXHRSHUDWLQJDVWKRXJKWKHHUURUQHYHURFFXUUHG
([DPSOHVRI7DUJHW7HUPLQDWLRQ
5HWU\
)LJXUHVKRZVDWUDQVDFWLRQEHLQJWHUPLQDWHGZLWK5HWU\7KHWUDQVDFWLRQVWDUWVZLWKFRAME#DVVHUWHGRQFORFNDQGIRDY#DVVHUWHGRQFORFN7KHPDVWHUUHTXHVWVPXOWLSOHGDWDSKDVHVEHFDXVHERWKFRAME#DQGIRDY#DUHDVVHUWHGRQFORFN7KHWDUJHWFODLPVWKHWUDQVDFWLRQE\DVVHUWLQJDEVSEL#RQFORFN
7KHWDUJHWGHWHUPLQHVLWFDQQRWFRPSOHWHWKHPDVWHU¶VUHTXHVWDQGDOVRDVVHUWVSTOP#RQFORFNZKLOHNHHSLQJTRDY#GHDVVHUWHG7KHILUVWGDWDSKDVHFRPSOHWHVRQFORFNEHFDXVHERWKIRDY#DQGSTOP#DUHDVVHUWHG6LQFHTRDY#ZDVGHDVVHUWHGQRGDWDZDVWUDQVIHUUHGGXULQJWKHLQLWLDOGDWDSKDVH%HFDXVHSTOP#ZDVDVVHUWHGDQGTRDY#ZDVGHDVVHUWHGRQFORFNWKHPDVWHUNQRZVWKHWDUJHWLVXQZLOOLQJWRWUDQVIHUDQ\GDWDIRUWKLVWUDQVDFWLRQDWWKHSUHVHQWWLPH7KHPDVWHULVUHTXLUHGWRGHDVVHUWFRAME#DVVRRQDVIRDY#FDQEHDVVHUWHG,QWKLVFDVHFRAME#LVGHDVVHUWHGRQFORFNEHFDXVHIRDY#LVDVVHUWHGRQFORFN7KHODVWGDWDSKDVHFRPSOHWHVRQFORFNEHFDXVHFRAME#LVGHDVVHUWHGDQGSTOP#LVDVVHUWHG7KHWDUJHWGHDVVHUWVSTOP#DQGDEVSEL#RQFORFNEHFDXVHWKHWUDQVDFWLRQLVFRPSOHWH7KLVWUDQVDFWLRQFRQVLVWHGRIWZRGDWDSKDVHVLQZKLFKQRGDWDZDVWUDQVIHUUHGDQGWKHPDVWHULVUHTXLUHGWRUHSHDWWKHUHTXHVWDJDLQ
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6
)LJXUH5HWU\
Revision 2.2
56
'LVFRQQHFW:LWK'DWD
'LVFRQQHFW$LQ)LJXUHLVZKHUHWKHPDVWHULVLQVHUWLQJDZDLWVWDWHZKHQWKHWDUJHWVLJQDOV'LVFRQQHFWZLWKGDWD7KLVWUDQVDFWLRQVWDUWVSULRUWRFORFN7KHFXUUHQWGDWDSKDVHZKLFKFRXOGEHWKHLQLWLDORUDVXEVHTXHQWGDWDSKDVHFRPSOHWHVRQFORFN7KHPDVWHULQVHUWVDZDLWVWDWHRQFORFNVDQGZKLOHWKHWDUJHWLQVHUWVDZDLWVWDWHRQO\RQFORFN6LQFHWKHWDUJHWZDQWVWRFRPSOHWHRQO\WKHFXUUHQWGDWDSKDVHDQGQRPRUHLWDVVHUWVTRDY#DQGSTOP#DWWKHVDPHWLPH,QWKLVH[DPSOHWKHGDWDLVWUDQVIHUUHGGXULQJWKHODVWGDWDSKDVH%HFDXVHWKHPDVWHUVDPSOHGSTOP#DVVHUWHGRQFORFNFRAME#LVGHDVVHUWHGRQFORFNDQGWKHPDVWHULVUHDG\WRFRPSOHWHWKHGDWDSKDVHIRDY#LVDVVHUWHG6LQFHFRAME#LVGHDVVHUWHGRQFORFNWKHODVWGDWDSKDVHFRPSOHWHVEHFDXVHSTOP#LVDVVHUWHGDQGGDWDWUDQVIHUVEHFDXVHERWKIRDY#DQGTRDY#DUHDVVHUWHG1RWLFHWKDWSTOP#UHPDLQVDVVHUWHGIRUERWKFORFNVDQG7KHWDUJHWLVUHTXLUHGWRNHHSSTOP#DVVHUWHGXQWLOFRAME#LVGHDVVHUWHG
'LVFRQQHFW%LQ)LJXUHLVDOPRVWWKHVDPHDV'LVFRQQHFW$EXWTRDY#LVQRWDVVHUWHGLQWKHODVWGDWDSKDVH,QWKLVH[DPSOHGDWDZDVWUDQVIHUUHGRQFORFNVDQGEXWQRWGXULQJWKHODVWGDWDSKDVH7KHWDUJHWLQGLFDWHVWKDWLWFDQQRWFRQWLQXHWKHEXUVWE\DVVHUWLQJERWKSTOP#DQGTRDY#WRJHWKHU:KHQWKHGDWDSKDVHFRPSOHWHVRQFORFNWKHWDUJHWLVUHTXLUHGWRGHDVVHUWTRDY#DQGNHHSSTOP#DVVHUWHG7KHODVWGDWDSKDVHFRPSOHWHVZLWKRXWWUDQVIHUULQJGDWDRQFORFNEHFDXVHTRDY#LVGHDVVHUWHGDQGSTOP#LVDVVHUWHG,QWKLVH[DPSOHWKHUHDUHWKUHHGDWDSKDVHVWZRWKDWWUDQVIHUGDWDDQGRQHWKDWGRHVQRW
STOP#
TRDY#
DEVSEL#
FRAME#
IRDY#
CLK
Disconnect - A Disconnect - B
1 2 3 4 1 2 3 4
)LJXUH'LVFRQQHFW:LWK'DWD
Revision 2.2
57
)LJXUHLVDQH[DPSOHRI0DVWHU&RPSOHWLRQWHUPLQDWLRQZKHUHWKHWDUJHWEOLQGO\DVVHUWVSTOP#.7KLVLVDOHJDOWHUPLQDWLRQZKHUHWKHPDVWHULVUHTXHVWLQJDWUDQVDFWLRQZLWKDVLQJOHGDWDSKDVHDQGWKHWDUJHWEOLQGO\DVVHUWVSTOP#DQGTRDY#LQGLFDWLQJLWFDQFRPSOHWHRQO\DVLQJOHGDWDSKDVH7KHWUDQVDFWLRQVWDUWVOLNHDOOWUDQVDFWLRQVZLWKWKHDVVHUWLRQRIFRAME#7KHPDVWHULQGLFDWHVWKDWWKHLQLWLDOGDWDSKDVHLVWKHILQDOGDWDSKDVHEHFDXVHFRAME#LVGHDVVHUWHGDQGIRDY#LVDVVHUWHGRQFORFN7KHWDUJHWFODLPVWKHWUDQVDFWLRQLQGLFDWHVLWLVUHDG\WRWUDQVIHUGDWDDQGUHTXHVWVWKHWUDQVDFWLRQWRVWRSE\DVVHUWLQJDEVSEL#TRDY#DQGSTOP#DOODWWKHVDPHWLPH
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5
)LJXUH0DVWHU&RPSOHWLRQ7HUPLQDWLRQ
'LVFRQQHFW:LWKRXW'DWD
)LJXUHVKRZVDWUDQVDFWLRQEHLQJWHUPLQDWHGZLWK'LVFRQQHFWZLWKRXWGDWD7KHWUDQVDFWLRQVWDUWVZLWKFRAME#EHLQJDVVHUWHGRQFORFNDQGIRDY#EHLQJDVVHUWHGRQFORFN7KHPDVWHULVUHTXHVWLQJPXOWLSOHGDWDSKDVHVEHFDXVHERWKFRAME#DQGIRDY#DUHDVVHUWHGRQFORFN7KHWDUJHWFODLPVWKHWUDQVDFWLRQE\DVVHUWLQJDEVSEL#RQFORFN
7KHILUVWGDWDSKDVHFRPSOHWHVRQFORFNDQGWKHVHFRQGFRPSOHWHVRQFORFN2QFORFNWKHPDVWHUZDQWVWRFRQWLQXHEXUVWLQJEHFDXVHFRAME#DQGIRDY#DUHVWLOODVVHUWHG+RZHYHUWKHWDUJHWFDQQRWFRPSOHWHDQ\PRUHGDWDSKDVHVDQGDVVHUWVSTOP#DQGGHDVVHUWVTRDY#RQFORFN6LQFHIRDY#DQGSTOP#DUHDVVHUWHGRQFORFNWKHWKLUGGDWDSKDVHFRPSOHWHV7KHWDUJHWFRQWLQXHVWRNHHSSTOP# DVVHUWHGRQFORFNEHFDXVHFRAME#LVVWLOODVVHUWHGRQFORFN7KHIRXUWKDQGILQDOGDWDSKDVHFRPSOHWHVRQFORFNVLQFHFRAME#LVGHDVVHUWHGIRDY#LVDVVHUWHGDQGSTOP#LVDVVHUWHGRQFORFN7KHEXVUHWXUQVWRWKH,GOHVWDWHRQFORFN
,QWKLVH[DPSOHWKHILUVWWZRGDWDSKDVHVFRPSOHWHWUDQVIHUULQJGDWDZKLOHWKHODVWWZRGRQRW7KLVPLJKWKDSSHQLIDGHYLFHDFFHSWHGWZR':25'VRIGDWDDQGWKHQGHWHUPLQHGWKDWLWVEXIIHUVZHUHIXOORULIWKHEXUVWFURVVHGDUHVRXUFHERXQGDU\7KHWDUJHWLVDEOHWRFRPSOHWHWKHILUVWWZRGDWDSKDVHVEXWFDQQRWFRPSOHWHWKHWKLUG:KHQDQGLIWKHPDVWHUFRQWLQXHVWKHEXUVWWKHGHYLFHWKDWRZQVWKHDGGUHVVRIWKHQH[WXQWUDQVIHUUHGGDWDZLOOFODLPWKHDFFHVVDQGFRQWLQXHWKHEXUVW
Revision 2.2
58
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6 7 8
DATAPHASE
DATA PHASE
DA
TA T
RA
NS
FE
R
DA
TA
TR
AN
SF
ER
DATAPHASE
DATAPHASE
)LJXUH'LVFRQQHFW:LWKRXW'DWD7HUPLQDWLRQ
)LJXUHVKRZVWKHVDPHWUDQVDFWLRQDVGHVFULEHGLQ)LJXUHH[FHSWWKDWWKHPDVWHULQVHUWVDZDLWVWDWHRQFORFN6LQFHFRAME#ZDVQRWGHDVVHUWHGRQFORFNWKHPDVWHUFRPPLWWHGWRDWOHDVWRQHPRUHGDWDSKDVHDQGPXVWFRPSOHWHLW7KHPDVWHULVQRWDOORZHGVLPSO\WRWUDQVLWLRQWKHEXVWRWKH,GOHVWDWHE\GHDVVHUWLQJFRAME#DQGNHHSLQJIRDY#GHDVVHUWHG7KLVZRXOGEHDYLRODWLRQRIEXVSURWRFRO:KHQWKHPDVWHULVUHDG\WRDVVHUWIRDY#LWGHDVVHUWVFRAME#LQGLFDWLQJWKHODVWGDWDSKDVHZKLFKFRPSOHWHVRQFORFNVLQFHSTOP#LVDVVHUWHG7KLVH[DPSOHRQO\FRQVLVWVRIWKUHHGDWDSKDVHVZKLOHWKHSUHYLRXVKDGIRXU7KHIDFWWKDWWKHPDVWHULQVHUWHGDZDLWVWDWHDOORZHGWKHPDVWHUWRFRPSOHWHWKHWUDQVDFWLRQZLWKWKHWKLUGGDWDSKDVH+RZHYHUIURPDFORFNFRXQWWKHWZRWUDQVDFWLRQVDUHWKHVDPH
FRAME#
CLK
TRDY#
IRDY#
DEVSEL#
STOP#
1 2 3 4 5 6 7 8
DATAPHASE
DATA PHASE DATA PHASE
DA
TA
TR
AN
SF
ER
DA
TA
TR
AN
SF
ER
)LJXUH'LVFRQQHFW:LWKRXW'DWD7HUPLQDWLRQ
Revision 2.2
59
7DUJHW$ERUW
)LJXUHVKRZVDWUDQVDFWLRQEHLQJWHUPLQDWHGZLWK7DUJHW$ERUW7DUJHW$ERUWLQGLFDWHVWKHWDUJHWUHTXLUHVWKHWUDQVDFWLRQWREHVWRSSHGDQGGRHVQRWZDQWWKHPDVWHUWRUHSHDWWKHUHTXHVWDJDLQ6RPHWLPHSULRUWRFORFNWKHPDVWHUDVVHUWHGFRAME#WRLQLWLDWHWKHUHTXHVWDQGWKHWDUJHWFODLPHGWKHDFFHVVE\DVVHUWLQJDEVSEL#'DWDSKDVHVPD\RUPD\QRWKDYHFRPSOHWHGSULRUWRFORFN7KHWDUJHWGHWHUPLQHVWKDWWKHPDVWHUKDVUHTXHVWHGDWUDQVDFWLRQWKDWWKHWDUJHWLVLQFDSDEOHRIFRPSOHWLQJRUKDVGHWHUPLQHGWKDWDIDWDOHUURUKDVRFFXUUHG%HIRUHWKHWDUJHWFDQVLJQDO7DUJHW$ERUWDEVSEL#PXVWEHDVVHUWHGIRURQHRUPRUHFORFNV7RVLJQDO7DUJHW$ERUWTRDY#PXVWEHGHDVVHUWHGZKHQDEVSEL#LVGHDVVHUWHGDQGSTOP#LVDVVHUWHGZKLFKRFFXUVRQFORFN,IDQ\GDWDZDVWUDQVIHUUHGGXULQJWKHSUHYLRXVGDWDSKDVHVRIWKHFXUUHQWWUDQVDFWLRQLWPD\KDYHEHHQFRUUXSWHG%HFDXVHSTOP#LVDVVHUWHGRQFORFNDQGWKHPDVWHUFDQDVVHUWIRDY#RQFORFNWKHPDVWHUGHDVVHUWVFRAME#RQFORFN7KHWUDQVDFWLRQFRPSOHWHVRQFORFNEHFDXVHIRDY#DQGSTOP#DUHDVVHUWHG7KHPDVWHUGHDVVHUWVIRDY#DQGWKHWDUJHWGHDVVHUWVSTOP#RQFORFN
STOP#
TRDY#
DEVSEL#
FRAME#
IRDY#
CLK1 2 3 4
)LJXUH7DUJHW$ERUW
3.3.3.2.2. Requirements on a Master Because of TargetTermination
$OWKRXJKQRWDOOWDUJHWVZLOOLPSOHPHQWDOOIRUPVRIWDUJHWWHUPLQDWLRQPDVWHUVPXVWEHFDSDEOHRISURSHUO\GHDOLQJZLWKWKHPDOO
'HDVVHUWLRQRIREQ#:KHQ7DUJHW7HUPLQDWHG
:KHQWKHFXUUHQWWUDQVDFWLRQLVWHUPLQDWHGE\WKHWDUJHWHLWKHUE\5HWU\RU'LVFRQQHFWZLWKRUZLWKRXWGDWDWKHPDVWHUPXVWGHDVVHUWLWVREQ#VLJQDOEHIRUHUHSHDWLQJWKHWUDQVDFWLRQ$GHYLFHFRQWDLQLQJDVLQJOHVRXUFHRIPDVWHUDFWLYLW\PXVWGHDVVHUWREQ#IRUDPLQLPXPRIWZRFORFNVRQHEHLQJZKHQWKHEXVJRHVWRWKH,GOHVWDWHDWWKHHQGRIWKHWUDQVDFWLRQZKHUHSTOP#ZDVDVVHUWHGDQGHLWKHUWKHFORFNEHIRUHRUWKHFORFNDIWHUWKH,GOHVWDWH
Revision 2.2
60
6RPHGHYLFHVFRQWDLQPXOWLSOHVRXUFHVRIPDVWHUDFWLYLW\WKDWVKDUHWKHVDPHREQ#SLQ([DPSOHVRIVXFKGHYLFHVLQFOXGHWKHIROORZLQJ
• $VLQJOHIXQFWLRQGHYLFHWKDWFRQWDLQVWZRLQGHSHQGHQWVXEIXQFWLRQV2QHWKDWSURGXFHVGDWDDQGRQHWKDWFRQVXPHVGDWD
• $PXOWLIXQFWLRQGHYLFH
• $3&,WR3&,EULGJHWKDWLVFDSDEOHRIIRUZDUGLQJPXOWLSOH'HOD\HG7UDQVDFWLRQVIURPWKHRWKHUEXV
$GHYLFHFRQWDLQLQJPXOWLSOHVRXUFHVRIPDVWHUDFWLYLW\WKDWVKDUHDVLQJOHREQ#SLQLVSHUPLWWHGWRDOORZHDFKVRXUFHWRXVHWKHEXVDVVXPLQJWKDWGNT#LVVWLOODVVHUWHGZLWKRXWGHDVVHUWLQJREQ#HYHQLIRQHRUPRUHVRXUFHVDUHWDUJHWWHUPLQDWHGSTOP#DVVHUWHG+RZHYHUWKHGHYLFHPXVWGHDVVHUWREQ#IRUWZRFRQVHFXWLYHFORFNVRQHRIZKLFKZKLOHWKHEXVLV,GOHEHIRUHDQ\WUDQVDFWLRQWKDWZDVWDUJHWWHUPLQDWHGFDQEHUHSHDWHG
7KHPDVWHULVQRWUHTXLUHGWRGHDVVHUWLWVREQ#ZKHQWKHWDUJHWUHTXHVWVWKHWUDQVDFWLRQWRHQGE\DVVHUWLQJSTOP#LQWKHODVWGDWDSKDVH$QH[DPSOHLV)LJXUHZKLFKLVUHDOO\0DVWHU&RPSOHWLRQWHUPLQDWLRQDQGQRWWDUJHWWHUPLQDWLRQ
5HSHDW5HTXHVW7HUPLQDWHG:LWK5HWU\
$PDVWHUZKLFKLVWDUJHWWHUPLQDWHGZLWK5HWU\PXVWXQFRQGLWLRQDOO\UHSHDWWKHVDPHUHTXHVWXQWLOLWFRPSOHWHVKRZHYHULWLVQRWUHTXLUHGWRUHSHDWWKHWUDQVDFWLRQZKHQWHUPLQDWHGZLWK'LVFRQQHFW6DPHUHTXHVWPHDQVWKDWWKHVDPHDGGUHVVVDPHFRPPDQGVDPHE\WHHQDEOHVVDPHZULWHGDWDIRUZULWHWUDQVDFWLRQVHYHQLIWKHE\WHHQDEOHIRUWKDWE\WHODQHLVQRWDVVHUWHGDQGLIVXSSRUWHGLOCK#DQGREQ64# WKDWZHUHXVHGRQWKHRULJLQDOUHTXHVWPXVWEHXVHGZKHQWKHDFFHVVLVUHSHDWHG8QFRQGLWLRQDOO\LQWKHDERYHUXOHPHDQVWKHPDVWHUPXVWUHSHDWWKHVDPHWUDQVDFWLRQWKDWZDVWHUPLQDWHGZLWK5HWU\LQGHSHQGHQWRIDQ\VXEVHTXHQWHYHQWVH[FHSWDVQRWHGEHORZXQWLOWKHRULJLQDOWUDQVDFWLRQLVVDWLVILHG
7KLVGRHVQRWPHDQWKHPDVWHUPXVWLPPHGLDWHO\UHSHDWWKHVDPHWUDQVDFWLRQ,QWKHVLPSOHVWIRUPWKHPDVWHUZRXOGUHTXHVWXVHRIWKHEXVDIWHUWKHWZRFORFNVREQ#ZDVGHDVVHUWHGDQGUHSHDWWKHVDPHWUDQVDFWLRQ7KHPDVWHULVSHUPLWWHGWRSHUIRUPRWKHUEXVWUDQVDFWLRQVEXWFDQQRWUHTXLUHWKHPWRFRPSOHWHEHIRUHUHSHDWLQJWKHRULJLQDOWUDQVDFWLRQ,IWKHGHYLFHDOVRLPSOHPHQWVWDUJHWIXQFWLRQDOLW\LWPXVWEHDEOHWRDFFHSWDFFHVVHVGXULQJWKLVWLPHDVZHOO
$PXOWLIXQFWLRQGHYLFHLVDJRRGH[DPSOHRIKRZWKLVZRUNV)XQFWLRQVDQGRIDVLQJOHGHYLFHDUHDOOUHTXHVWLQJXVHRIWKHLQWHUIDFH)XQFWLRQUHTXHVWVDUHDGWUDQVDFWLRQDQGLVWHUPLQDWHGZLWK5HWU\2QFH)XQFWLRQKDVUHWXUQHGWKHEXVWRDQ,GOHVWDWH)XQFWLRQPD\DWWHPSWDWUDQVDFWLRQDVVXPLQJGNT#LVVWLOODFWLYHIRUWKHGHYLFH$IWHU)XQFWLRQUHOHDVHVWKHEXV)XQFWLRQPD\SURFHHGLIGNT#LVVWLOODFWLYH2QFH)XQFWLRQFRPSOHWHVWKHGHYLFHPXVWGHDVVHUWLWVREQ#IRUWKHWZRFORFNVEHIRUHUHDVVHUWLQJLW$VLOOXVWUDWHGDERYH)XQFWLRQLVQRWUHTXLUHGWRFRPSOHWHLWVWUDQVDFWLRQEHIRUHDQRWKHUIXQFWLRQFDQUHTXHVWDWUDQVDFWLRQ%XW)XQFWLRQPXVWUHSHDWLWVDFFHVVUHJDUGOHVVRIKRZWKHWUDQVDFWLRQVLQLWLDWHGE\)XQFWLRQRUDUHWHUPLQDWHG7KHPDVWHURIDWUDQVDFWLRQPXVWUHSHDWLWVWUDQVDFWLRQXQFRQGLWLRQDOO\ZKLFKPHDQVWKHUHSHDWRIWKHWUDQVDFWLRQFDQQRWEHJDWHGE\DQ\RWKHUHYHQWRUFRQGLWLRQ
7KLVUXOHDSSOLHVWRDOOWUDQVDFWLRQVWKDWDUHWHUPLQDWHGE\5HWU\UHJDUGOHVVRIKRZPDQ\SUHYLRXVWUDQVDFWLRQVPD\KDYHEHHQWHUPLQDWHGE\5HWU\,QWKHH[DPSOHDERYHLI)XQFWLRQDWWHPSWHGWRGRDWUDQVDFWLRQDQGZDVWHUPLQDWHGE\5HWU\LWPXVWUHSHDWWKDW
Revision 2.2
61
WUDQVDFWLRQXQFRQGLWLRQDOO\MXVWDV)XQFWLRQLVUHTXLUHGWRUHSHDWLWVWUDQVDFWLRQXQFRQGLWLRQDOO\1HLWKHU)XQFWLRQQRU)XQFWLRQFDQGHSHQGRQWKHFRPSOHWLRQRIWKHRWKHUIXQFWLRQVWUDQVDFWLRQRUWKHVXFFHVVRIDQ\WUDQVDFWLRQDWWHPSWHGE\)XQFWLRQWREHDEOHWRUHSHDWLWVRULJLQDOUHTXHVW
$VXEVHTXHQWWUDQVDFWLRQQRWWKHRULJLQDOUHTXHVWFRXOGUHVXOWLQWKHDVVHUWLRQRISERR#PERR#RUEHLQJWHUPLQDWHGZLWK5HWU\'LVFRQQHFW7DUJHW$ERUWRU0DVWHU$ERUW$Q\RIWKHVHHYHQWVZRXOGKDYHQRHIIHFWRQWKHUHTXLUHPHQWWKDWWKHPDVWHUPXVWUHSHDWDQDFFHVVWKDWZDVWHUPLQDWHGZLWK5HWU\
$PDVWHUVKRXOGUHSHDWDWUDQVDFWLRQWHUPLQDWHGE\5HWU\DVVRRQDVSRVVLEOHSUHIHUDEO\ZLWKLQFORFNV+RZHYHUWKHUHDUHDIHZFRQGLWLRQVZKHQDPDVWHULVXQDEOHWRUHSHDWWKHUHTXHVW7KHVHFRQGLWLRQVW\SLFDOO\DUHFDXVHGZKHQDQHUURURFFXUVIRUH[DPSOHWKHV\VWHPDVVHUWVRST#WKHGHYLFHGULYHUUHVHWVDQGWKHQUHLQLWLDOL]HVWKHFRPSRQHQWRUVRIWZDUHGLVDEOHVWKHPDVWHUE\UHVHWWLQJWKH%XV0DVWHUELWELWLQWKH&RPPDQGUHJLVWHU5HIHUWR6HFWLRQIRUDGHVFULSWLRQRIKRZDWDUJHWXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQKDQGOHVWKLVHUURUFRQGLWLRQ
+RZHYHUZKHQWKHPDVWHUUHSHDWVWKHWUDQVDFWLRQDQGILQDOO\LVVXFFHVVIXOLQWUDQVIHUULQJGDWDLWLVQRWUHTXLUHGWRFRQWLQXHWKHWUDQVDFWLRQSDVWWKHILUVWGDWDSKDVH
Implementation Note: Potential Temporary Deadlock and ResultingPerformance Impacts
7KHSUHYLRXVSDUDJUDSKVWDWHVWKDWDPDVWHUPD\SHUIRUPRWKHUEXVWUDQVDFWLRQVEXWFDQQRWUHTXLUHWKHPWRFRPSOHWHEHIRUHUHSHDWLQJWKHRULJLQDOWUDQVDFWLRQRQHSUHYLRXVO\WDUJHWWHUPLQDWHGZLWK5HWU\,IDPDVWHUGRHVQRWPHHWWKLVUHTXLUHPHQWLWPD\FDXVHWHPSRUDU\GHDGORFNVUHVXOWLQJLQVLJQLILFDQWGHYLFHDQGV\VWHPSHUIRUPDQFHLPSDFWV'HYLFHVGHVLJQHGSULRUWR5HYLVLRQRIWKLVVSHFLILFDWLRQPD\H[KLELWWKLVEHKDYLRU6XFKWHPSRUDU\GHDGORFNVVKRXOGHYHQWXDOO\FOHDUZKHQWKHGLVFDUGWLPHUUHIHUWR6HFWLRQH[SLUHV
3.3.3.3. Delayed Transactions
'HOD\HG7UDQVDFWLRQWHUPLQDWLRQLVXVHGE\WDUJHWVWKDWFDQQRWFRPSOHWHWKHLQLWLDOGDWDSKDVHZLWKLQWKHUHTXLUHPHQWVRIWKLVVSHFLILFDWLRQ7KHUHDUHWZRW\SHVRIGHYLFHVWKDWZLOOXVH'HOD\HG7UDQVDFWLRQV,2FRQWUROOHUVDQGEULGJHVLQSDUWLFXODU3&,WR3&,EULGJHV,QJHQHUDO,2FRQWUROOHUVZLOOKDQGOHRQO\DVLQJOH'HOD\HG7UDQVDFWLRQDWDWLPHZKLOHEULGJHVPD\FKRRVHWRKDQGOHPXOWLSOHWUDQVDFWLRQVWRLPSURYHV\VWHPSHUIRUPDQFH
2QHDGYDQWDJHRID'HOD\HG7UDQVDFWLRQLVWKDWWKHEXVLVQRWKHOGLQZDLWVWDWHVZKLOHFRPSOHWLQJDQDFFHVVWRDVORZGHYLFH:KLOHWKHRULJLQDWLQJPDVWHUUHDUELWUDWHVIRUWKHEXVRWKHUEXVPDVWHUVDUHDOORZHGWRXVHWKHEXVEDQGZLGWKWKDWZRXOGQRUPDOO\EHZDVWHGKROGLQJWKHPDVWHULQZDLWVWDWHV$QRWKHUDGYDQWDJHLVWKDWDOOSRVWHGPHPRU\ZULWHGDWDLVQRWUHTXLUHGWREHIOXVKHGEHIRUHWKHUHTXHVWLVDFFHSWHG7KHDFWXDOIOXVKLQJRIWKHSRVWHGPHPRU\ZULWHGDWDRFFXUVEHIRUHWKH'HOD\HG7UDQVDFWLRQFRPSOHWHVRQWKHRULJLQDWLQJEXV7KLVDOORZVSRVWLQJWRUHPDLQHQDEOHGZKLOHDQRQSRVWDEOHWUDQVDFWLRQFRPSOHWHVDQGVWLOOPDLQWDLQVWKHV\VWHPRUGHULQJUXOHV
7KHIROORZLQJGLVFXVVLRQIRFXVHVRQWKHEDVLFRSHUDWLRQDQGUHTXLUHPHQWVRIDGHYLFHWKDWVXSSRUWVDVLQJOH'HOD\HG7UDQVDFWLRQDWDWLPH6HFWLRQH[WHQGVWKHEDVLFFRQFHSWVIURPVXSSRUWRIDVLQJOH'HOD\HG7UDQVDFWLRQWRWKHVXSSRUWRIPXOWLSOH'HOD\HG7UDQVDFWLRQVDWDWLPH
Revision 2.2
62
3.3.3.3.1. Basic Operation of a Delayed Transaction
$OOEXVFRPPDQGVWKDWPXVWFRPSOHWHRQWKHGHVWLQDWLRQEXVEHIRUHFRPSOHWLQJRQWKHRULJLQDWLQJEXVPD\EHFRPSOHWHGDVD'HOD\HG7UDQVDFWLRQ7KHVHLQFOXGH,QWHUUXSW$FNQRZOHGJH,25HDG,2:ULWH&RQILJXUDWLRQ5HDG&RQILJXUDWLRQ:ULWH0HPRU\5HDG0HPRU\5HDG/LQHDQG0HPRU\5HDG0XOWLSOHFRPPDQGV0HPRU\:ULWHDQG0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGVFDQFRPSOHWHRQWKHRULJLQDWLQJEXVEHIRUHFRPSOHWLQJRQWKHGHVWLQDWLRQEXVLHFDQEHSRVWHG(DFKFRPPDQGLVQRWFRPSOHWHGXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQDQGDUHHLWKHUSRVWHGRUWHUPLQDWHGZLWK5HWU\)RU,2FRQWUROOHUVWKHWHUPGHVWLQDWLRQEXVUHIHUVWRWKHLQWHUQDOEXVZKHUHWKHUHVRXUFHDGGUHVVHGE\WKHWUDQVDFWLRQUHVLGHV)RUDEULGJHWKHGHVWLQDWLRQEXVPHDQVWKHLQWHUIDFHWKDWZDVQRWDFWLQJDVWKHWDUJHWRIWKHRULJLQDOUHTXHVW)RUH[DPSOHWKHVHFRQGDU\EXVRIDEULGJHLVWKHGHVWLQDWLRQEXVZKHQDWUDQVDFWLRQRULJLQDWHVRQWKHSULPDU\EXVRIWKHEULGJHDQGWDUJHWVDGGUHVVHVDGHYLFHDWWDFKHGWRWKHVHFRQGDU\EXVRIWKHEULGJH+RZHYHUDWUDQVDFWLRQWKDWLVPRYLQJLQWKHRSSRVLWHGLUHFWLRQZRXOGKDYHWKHSULPDU\EXVDVWKHGHVWLQDWLRQEXV
$'HOD\HG7UDQVDFWLRQSURJUHVVHVWRFRPSOHWLRQLQWKUHHVWHSV
5HTXHVWE\WKHPDVWHU
&RPSOHWLRQRIWKHUHTXHVWE\WKHWDUJHW
&RPSOHWLRQRIWKHWUDQVDFWLRQE\WKHPDVWHU
'XULQJWKHILUVWVWHSWKHPDVWHUJHQHUDWHVDWUDQVDFWLRQRQWKHEXVWKHWDUJHWGHFRGHVWKHDFFHVVODWFKHVWKHLQIRUPDWLRQUHTXLUHGWRFRPSOHWHWKHDFFHVVDQGWHUPLQDWHVWKHUHTXHVWZLWK5HWU\7KHODWFKHGUHTXHVWLQIRUPDWLRQLVUHIHUUHGWRDVD'HOD\HG5HTXHVW7KHPDVWHURIDUHTXHVWWKDWLVWHUPLQDWHGZLWK5HWU\FDQQRWGLVWLQJXLVKEHWZHHQDWDUJHWZKLFKLVFRPSOHWLQJWKHWUDQVDFWLRQXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQDQGDWDUJHWZKLFKVLPSO\FDQQRWFRPSOHWHWKHWUDQVDFWLRQDWWKHFXUUHQWWLPH6LQFHWKHPDVWHUFDQQRWWHOOWKHGLIIHUHQFHLWPXVWUHLVVXHDQ\UHTXHVWWKDWKDVEHHQWHUPLQDWHGZLWK5HWU\XQWLOWKHUHTXHVWFRPSOHWHVUHIHUWR6HFWLRQ
'XULQJWKHVHFRQGVWHSWKHWDUJHWLQGHSHQGHQWO\FRPSOHWHVWKHUHTXHVWRQWKHGHVWLQDWLRQEXVXVLQJWKHODWFKHGLQIRUPDWLRQIURPWKH'HOD\HG5HTXHVW,IWKH'HOD\HG5HTXHVWLVDUHDGWKHWDUJHWREWDLQVWKHUHTXHVWHGGDWDDQGFRPSOHWLRQVWDWXV,IWKH'HOD\HG5HTXHVWLVDZULWHWKHWDUJHWGHOLYHUVWKHZULWHGDWDDQGREWDLQVWKHFRPSOHWLRQVWDWXV7KHUHVXOWRIFRPSOHWLQJWKH'HOD\HG5HTXHVWRQWKHGHVWLQDWLRQEXVSURGXFHVD'HOD\HG&RPSOHWLRQZKLFKFRQVLVWVRIWKHODWFKHGLQIRUPDWLRQRIWKH'HOD\5HTXHVWDQGWKHFRPSOHWLRQVWDWXVDQGGDWDLIDUHDGUHTXHVW7KHWDUJHWVWRUHVWKH'HOD\HG&RPSOHWLRQXQWLOWKHPDVWHUUHSHDWVWKHLQLWLDOUHTXHVW
'XULQJWKHWKLUGVWHSWKHPDVWHUVXFFHVVIXOO\UHDUELWUDWHVIRUWKHEXVDQGUHLVVXHVWKHRULJLQDOUHTXHVW7KHWDUJHWGHFRGHVWKHUHTXHVWDQGJLYHVWKHPDVWHUWKHFRPSOHWLRQVWDWXVDQGGDWDLIDUHDGUHTXHVW$WWKLVSRLQWWKH'HOD\HG&RPSOHWLRQLVUHWLUHGDQGWKHWUDQVDFWLRQKDVFRPSOHWHG7KHVWDWXVUHWXUQHGWRWKHPDVWHULVH[DFWO\WKHVDPHDVWKHWDUJHWREWDLQHGZKHQLWH[HFXWHGFRPSOHWHGWKH'HOD\HG5HTXHVWLH0DVWHU$ERUW7DUJHW$ERUWSDULW\HUURUQRUPDO'LVFRQQHFWHWF
Revision 2.2
63
3.3.3.3.2. Information Required to Complete a DelayedTransaction
7RFRPSOHWHDWUDQVDFWLRQXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQDWDUJHWPXVWODWFKWKHIROORZLQJLQIRUPDWLRQ
• DGGUHVV
• FRPPDQG
• E\WHHQDEOHV
• DGGUHVVDQGGDWDSDULW\LIWKH3DULW\(UURU5HVSRQVHELWELWRIWKHFRPPDQGUHJLVWHULVVHW
• REQ64#LIDELWWUDQVIHU)RUZULWHWUDQVDFWLRQVFRPSOHWHGXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQDWDUJHWPXVWDOVRODWFKGDWDIURPE\WHODQHVIRUZKLFKWKHE\WHHQDEOHLVDVVHUWHGDQGPD\RSWLRQDOO\ODWFKGDWDIURPE\WHODQHVIRUZKLFKWKHE\WHHQDEOHLVGHDVVHUWHG5HIHUWR$SSHQGL[)IRUUHTXLUHPHQWVIRUDEULGJHWRODWFKLOCK#ZKHQFRPSOHWLQJD'HOD\HG7UDQVDFWLRQ
2QDUHDGWUDQVDFWLRQWKHDGGUHVVDQGFRPPDQGDUHDYDLODEOHGXULQJWKHDGGUHVVSKDVHDQGWKHE\WHHQDEOHVGXULQJWKHIROORZLQJFORFN%\WHHQDEOHVIRUERWKUHDGDQGZULWHWUDQVDFWLRQVDUHYDOLGWKHHQWLUHGDWDSKDVHDQGDUHLQGHSHQGHQWRIIRDY#2QDZULWHWUDQVDFWLRQDOOLQIRUPDWLRQLVYDOLGDWWKHVDPHWLPHDVDUHDGWUDQVDFWLRQH[FHSWIRUWKHDFWXDOGDWDZKLFKLVYDOLGRQO\ZKHQIRDY#LVDVVHUWHG
1RWH:ULWHGDWDLVRQO\YDOLGZKHQIRDY#LVDVVHUWHG%\WHHQDEOHVDUHDOZD\VYDOLGIRUWKHHQWLUHGDWDSKDVHUHJDUGOHVVRIWKHVWDWHRIIRDY#
7KHWDUJHWGLIIHUHQWLDWHVEHWZHHQWUDQVDFWLRQVE\WKHVDPHRUGLIIHUHQWPDVWHUVE\FRPSDULQJWKHFXUUHQWWUDQVDFWLRQZLWKLQIRUPDWLRQODWFKHGSUHYLRXVO\IRUERWK'HOD\HG5HTXHVWVDQG'HOD\HG&RPSOHWLRQV'XULQJDUHDGWUDQVDFWLRQWKHWDUJHWLVQRWUHTXLUHGWRXVHE\WHHQDEOHVDVSDUWRIWKHFRPSDULVRQLIDOOE\WHVDUHUHWXUQHGLQGHSHQGHQWRIWKHDVVHUWHGE\WHHQDEOHVDQGWKHDFFHVVHGORFDWLRQKDVQRUHDGVLGHHIIHFWVSUHIHWFKDEOH,IWKHFRPSDUHPDWFKHVD'HOD\HG5HTXHVWDOUHDG\HQTXHXHGWKHWDUJHWGRHVQRWHQTXHXHWKHUHTXHVWDJDLQEXWVLPSO\WHUPLQDWHVWKHWUDQVDFWLRQZLWK5HWU\LQGLFDWLQJWKDWWKHWDUJHWLVQRW\HWUHDG\WRFRPSOHWHWKHUHTXHVW,IWKHFRPSDUHPDWFKHVD'HOD\HG&RPSOHWLRQWKHWDUJHWUHVSRQGVE\VLJQDOLQJWKHVWDWXVDQGSURYLGLQJWKHGDWDLIDUHDGWUDQVDFWLRQ
7KHPDVWHUPXVWUHSHDWWKHWUDQVDFWLRQH[DFWO\DVWKHRULJLQDOUHTXHVWLQFOXGLQJZULWHGDWDLQDOOE\WHODQHVZKHWKHUWKHFRUUHVSRQGLQJE\WHHQDEOHVDUHDVVHUWHGRUQRW2WKHUZLVHWKHWDUJHWZLOODVVXPHLWLVDQHZWUDQVDFWLRQ,IWKHRULJLQDOWUDQVDFWLRQLVQHYHUUHSHDWHGLWZLOOHYHQWXDOO\EHGLVFDUGHGZKHQWKH'LVFDUG7LPHUH[SLUHVUHIHUWR6HFWLRQ7ZRPDVWHUVFRXOGUHTXHVWWKHH[DFWVDPHWUDQVDFWLRQDQGWKHWDUJHWFDQQRWDQGQHHGQRWGLVWLQJXLVKEHWZHHQWKHPDQGZLOOVLPSO\FRPSOHWHWKHDFFHVV
6SHFLDOUHTXLUHPHQWVDSSO\LIDGDWDSDULW\HUURURFFXUVZKLOHLQLWLDWLQJRUFRPSOHWLQJD'HOD\HG7UDQVDFWLRQ5HIHUWR6HFWLRQIRUGHWDLOVDERXWDSDULW\HUURUDQG'HOD\HG7UDQVDFWLRQV
Revision 2.2
64
3.3.3.3.3. Discarding a Delayed Transaction
$GHYLFHLVDOORZHGWRGLVFDUGD'HOD\HG5HTXHVWIURPWKHWLPHLWLVHQTXHXHGXQWLOLWKDVEHHQDWWHPSWHGRQWKHGHVWLQDWLRQEXVVLQFHWKHPDVWHULVUHTXLUHGWRUHSHDWWKHUHTXHVWXQWLOLWFRPSOHWHV2QFHD5HTXHVWKDVEHHQDWWHPSWHGRQWKHGHVWLQDWLRQEXVLWPXVWFRQWLQXHWREHUHSHDWHGXQWLOLWFRPSOHWHVRQWKHGHVWLQDWLRQEXVDQGFDQQRWEHGLVFDUGHG7KHPDVWHULVDOORZHGWRSUHVHQWRWKHUUHTXHVWV%XWLILWDWWHPSWVPRUHWKDQRQHUHTXHVWWKHPDVWHUPXVWFRQWLQXHWRUHSHDWDOOUHTXHVWVWKDWKDYHEHHQDWWHPSWHGXQFRQGLWLRQDOO\XQWLOWKH\FRPSOHWH7KHUHSHDWLQJRIWKHUHTXHVWVLVQRWUHTXLUHGWREHHTXDOEXWLVUHTXLUHGWREHIDLU
:KHQD'HOD\HG5HTXHVWFRPSOHWHVRQWKHGHVWLQDWLRQEXVLWEHFRPHVD'HOD\HG&RPSOHWLRQ7KHWDUJHWGHYLFHLVDOORZHGWRGLVFDUG'HOD\HG&RPSOHWLRQVLQRQO\WZRFDVHV7KHILUVWFDVHLVZKHQWKH'HOD\HG&RPSOHWLRQLVDUHDGWRDSUHIHWFKDEOHUHJLRQRUWKHFRPPDQGZDV0HPRU\5HDG/LQHRU0HPRU\5HDG0XOWLSOH7KHVHFRQGFDVHLVIRUDOO'HOD\HG&RPSOHWLRQVUHDGRUZULWHSUHIHWFKDEOHRUQRWZKHQWKHPDVWHUKDVQRWUHSHDWHGWKHUHTXHVWZLWKLQFORFNV:KHQWKLVWLPHUUHIHUUHGWRDVWKH'LVFDUG7LPHUH[SLUHVWKHGHYLFHLVUHTXLUHGWRGLVFDUGWKHGDWDRWKHUZLVHDGHDGORFNPD\RFFXU
1RWH:KHQWKHWUDQVDFWLRQLVGLVFDUGHGGDWDPD\EHGHVWUR\HG7KLVRFFXUVZKHQWKHGLVFDUGHG'HOD\HG&RPSOHWLRQLVDUHDGWRDQRQSUHIHWFKDEOHUHJLRQ
,IWKH'LVFDUG7LPHUH[SLUHVWKHGHYLFHPD\FKRRVHWRUHSRUWDQHUURURUQRW,IWKHGDWDLVSUHIHWFKDEOHFDVHLWLVUHFRPPHQGHGWKDWWKHGHYLFHQRWUHSRUWDQHUURUVLQFHV\VWHPLQWHJULW\LVQRWHIIHFWHG+RZHYHULIWKHGDWDRQDUHDGDFFHVVLVQRWSUHIHWFKDEOHFDVHLWLVUHFRPPHQGHGWKDWWKHGHYLFHUHSRUWWKHHUURUWRLWVGHYLFHGULYHUVLQFHV\VWHPLQWHJULW\LVDIIHFWHG
3.3.3.3.4. Memory Writes and Delayed Transactions
:KLOHFRPSOHWLQJD'HOD\HG5HTXHVWWKHWDUJHWLVDOVRUHTXLUHGWRFRPSOHWHDOOPHPRU\ZULWHWUDQVDFWLRQVDGGUHVVHGWRLW7KHWDUJHWPD\IURPWLPHWRWLPHUHWU\DPHPRU\ZULWHZKLOHWHPSRUDU\LQWHUQDOFRQIOLFWVDUHEHLQJUHVROYHGIRUH[DPSOHZKHQDOOWKHPHPRU\ZULWHGDWDEXIIHUVDUHIXOORUEHIRUHWKH'HOD\HG5HTXHVWKDVFRPSOHWHGRQWKHGHVWLQDWLRQEXVEXWLVJXDUDQWHHGWRFRPSOHWH+RZHYHUWKHWDUJHWFDQQRWUHTXLUHWKH'HOD\HG7UDQVDFWLRQWRFRPSOHWHRQWKHRULJLQDWLQJEXVEHIRUHDFFHSWLQJWKHPHPRU\ZULWHGDWDRWKHUZLVHDGHDGORFNPD\RFFXU5HIHUWR6HFWLRQLWHPIRUDGGLWLRQDOLQIRUPDWLRQ7KHIROORZLQJLPSOHPHQWDWLRQQRWHGHVFULEHVWKHGHDGORFN
Revision 2.2
65
Implementation Note: Deadlock When Memory Write Data is NotAccepted
7KHGHDGORFNRFFXUVZKHQWKHPDVWHUDQGWKHWDUJHWRIDWUDQVDFWLRQUHVLGHRQGLIIHUHQWEXVHVRUVHJPHQWV7KH3&,WR3&,EULGJHWKDWFRQQHFWVWKHWZREXVHVWRJHWKHUGRHVQRWLPSOHPHQW'HOD\HG7UDQVDFWLRQV7KHPDVWHULQLWLDWHVDUHTXHVWWKDWLVIRUZDUGHGWRWKHWDUJHWE\WKHEULGJH7KHWDUJHWUHVSRQGVWRWKHUHTXHVWE\XVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQWHUPLQDWHGZLWK5HWU\7KHEULGJHWHUPLQDWHVWKHPDVWHU¶VUHTXHVWZLWK5HWU\ZLWKRXWODWFKLQJWKHUHTXHVW$QRWKHUPDVWHURQWKHVDPHEXVVHJPHQWDVWKHRULJLQDOPDVWHUSRVWVZULWHGDWDLQWRWKHEULGJHWDUJHWHGDWWKHVDPHGHYLFHDVWKHUHDGUHTXHVW%HFDXVHLWLVGHVLJQHGWRWKHSUHYLRXVYHUVLRQRIWKLVVSHFLILFDWLRQEHIRUH'HOD\HG7UDQVDFWLRQVWKHEULGJHLVUHTXLUHGWRIOXVKWKHPHPRU\ZULWHGDWDEHIRUHWKHUHDGFDQEHUHSHDWHG,IWKHWDUJHWWKDWXVHV'HOD\HG7UDQVDFWLRQWHUPLQDWLRQZLOOQRWDFFHSWWKHPHPRU\ZULWHGDWDXQWLOWKHPDVWHUUHSHDWVWKHLQLWLDOUHDGDGHDGORFNRFFXUVEHFDXVHWKHEULGJHFDQQRWUHSHDWWKHUHTXHVWXQWLOWKHWDUJHWDFFHSWVWKHZULWHGDWD7RSUHYHQWWKLVIURPRFFXUULQJWKHWDUJHWWKDWXVHVWKH'HOD\HG7UDQVDFWLRQWHUPLQDWLRQWRPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWVLVUHTXLUHGWRDFFHSWPHPRU\ZULWHGDWDHYHQWKRXJKWKH'HOD\HG7UDQVDFWLRQKDVQRWFRPSOHWHG
3.3.3.3.5. Supporting Multiple Delayed Transactions
7KLVVHFWLRQWDNHVWKHEDVLFFRQFHSWVRIDVLQJOH'HOD\HG7UDQVDFWLRQDVGHVFULEHGLQWKHSUHYLRXVVHFWLRQDQGH[WHQGVWKHPWRVXSSRUWPXOWLSOH'HOD\HG7UDQVDFWLRQVDWWKHVDPHWLPH%ULGJHVLQSDUWLFXODU3&,WR3&,EULGJHVDUHWKHPRVWOLNHO\FDQGLGDWHVWRKDQGOHPXOWLSOH'HOD\HG7UDQVDFWLRQVDVDZD\WRLPSURYHV\VWHPSHUIRUPDQFHDQGPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWV7RDVVLVWLQXQGHUVWDQGLQJWKHUHTXLUHPHQWVRIVXSSRUWLQJPXOWLSOH'HOD\HG7UDQVDFWLRQVWKHIROORZLQJVHFWLRQIRFXVHVRQD3&,WR3&,EULGJH7KLVIRFXVDOORZVWKHVDPHWHUPLQRORJ\WREHXVHGZKHQGHVFULELQJWUDQVDFWLRQVLQLWLDWHGRQHLWKHULQWHUIDFHRIWKHEULGJH0RVWRWKHUEULGJHVKRVWEXVEULGJHDQGVWDQGDUGH[SDQVLRQEXVEULGJHZLOOW\SLFDOO\KDQGOHRQO\DVLQJOH'HOD\HG7UDQVDFWLRQ6XSSRUWLQJPXOWLSOHWUDQVDFWLRQVLVSRVVLEOHEXWWKHGHWDLOVPD\YDU\7KHIXQGDPHQWDOUHTXLUHPHQWVLQDOOFDVHVDUHWKDWWUDQVDFWLRQRUGHULQJEHPDLQWDLQHGDVGHVFULEHGLQ6HFWLRQDQG6HFWLRQDQGGHDGORFNVZLOOEHDYRLGHG
7UDQVDFWLRQ'HILQLWLRQV
30:3RVWHG0HPRU\:ULWHLVDWUDQVDFWLRQWKDWKDVFRPSOHWHGRQWKHRULJLQDWLQJEXVEHIRUHFRPSOHWLQJRQWKHGHVWLQDWLRQEXVDQGFDQRQO\RFFXUIRU0HPRU\:ULWHDQG0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGV
'55'HOD\HG5HDG5HTXHVWLVDWUDQVDFWLRQWKDWPXVWFRPSOHWHRQWKHGHVWLQDWLRQEXVEHIRUHFRPSOHWLQJRQWKHRULJLQDWLQJEXVDQGFDQEHDQ,QWHUUXSW$FNQRZOHGJH,25HDG&RQILJXUDWLRQ5HDG0HPRU\5HDG0HPRU\5HDG/LQHRU0HPRU\5HDG0XOWLSOHFRPPDQG$VPHQWLRQHGHDUOLHURQFHDUHTXHVWKDVEHHQDWWHPSWHGRQWKHGHVWLQDWLRQEXVLWPXVWFRQWLQXHWREHUHSHDWHGXQWLOLWFRPSOHWHVRQWKHGHVWLQDWLRQEXV8QWLOWKDWWLPHWKH'55LVRQO\DUHTXHVWDQGPD\EHGLVFDUGHGDWDQ\WLPHWRSUHYHQWGHDGORFNRULPSURYHSHUIRUPDQFHVLQFHWKHPDVWHUPXVWUHSHDWWKHUHTXHVWODWHU
':5'HOD\HG:ULWH5HTXHVWLVDWUDQVDFWLRQWKDWPXVWFRPSOHWHRQWKHGHVWLQDWLRQEXVEHIRUHFRPSOHWLQJRQWKHRULJLQDWLQJEXVDQGFDQEHDQ,2:ULWHRU&RQILJXUDWLRQ:ULWH
18 This is a bridge that is built to an earlier version of this specification.
Revision 2.2
66
FRPPDQG1RWH0HPRU\:ULWHDQG0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGVPXVWEHSRVWHG30:DQGQRWEHFRPSOHWHGDV':5$VPHQWLRQHGHDUOLHURQFHDUHTXHVWKDVEHHQDWWHPSWHGRQWKHGHVWLQDWLRQEXVLWPXVWFRQWLQXHWREHUHSHDWHGXQWLOLWFRPSOHWHV8QWLOWKDWWLPHWKH':5LVRQO\DUHTXHVWDQGPD\EHGLVFDUGHGDWDQ\WLPHWRSUHYHQWGHDGORFNRULPSURYHSHUIRUPDQFHVLQFHWKHPDVWHUPXVWUHSHDWWKHUHTXHVWODWHU
'5&'HOD\HG5HDG&RPSOHWLRQLVDWUDQVDFWLRQWKDWKDVFRPSOHWHGRQWKHGHVWLQDWLRQEXVDQGLVQRZPRYLQJWRZDUGWKHRULJLQDWLQJEXVWRFRPSOHWH7KH'5&FRQWDLQVWKHGDWDUHTXHVWHGE\WKHPDVWHUDQGWKHVWDWXVRIWKHWDUJHWQRUPDO0DVWHU$ERUW7DUJHW$ERUWSDULW\HUURUHWF
':&'HOD\HG:ULWH&RPSOHWLRQLVDWUDQVDFWLRQWKDWKDVFRPSOHWHGRQWKHGHVWLQDWLRQEXVDQGLVQRZPRYLQJWRZDUGWKHRULJLQDWLQJEXV7KH':&GRHVQRWFRQWDLQWKHGDWDRIWKHDFFHVVEXWRQO\VWDWXVRIKRZLWFRPSOHWHGQRUPDO0DVWHU$ERUW7DUJHW$ERUWSDULW\HUURUHWF7KHZULWHGDWDKDVEHHQZULWWHQWRWKHVSHFLILHGWDUJHW
2UGHULQJ5XOHVIRU0XOWLSOH'HOD\HG7UDQVDFWLRQV
7DEOHUHSUHVHQWVWKHRUGHULQJUXOHVZKHQDEULGJHLQWKHV\VWHPLVFDSDEOHRIDOORZLQJPXOWLSOHWUDQVDFWLRQVWRSURFHHGLQHDFKGLUHFWLRQDWWKHVDPHWLPH7KHQXPEHURIVLPXOWDQHRXVWUDQVDFWLRQVLVOLPLWHGE\WKHLPSOHPHQWDWLRQDQGQRWE\WKHDUFKLWHFWXUH%HFDXVHWKHUHDUHILYHW\SHVRIWUDQVDFWLRQVWKDWFDQEHKDQGOHGLQHDFKGLUHFWLRQWKHIROORZLQJWDEOHKDVHQWULHV2IWKHER[HVLQWKHWDEOHRQO\IRXUDUHUHTXLUHG1R¶VHLJKWDUHUHTXLUHG<HV¶VDQGWKHUHPDLQLQJDUHGRQ¶WFDUHV7KHFROXPQRIWKHWDEOHUHSUHVHQWVDQDFFHVVWKDWZDVDFFHSWHGSUHYLRXVO\E\WKHEULGJHZKLOHWKHURZUHSUHVHQWVDWUDQVDFWLRQWKDWZDVDFFHSWHGVXEVHTXHQWWRWKHDFFHVVUHSUHVHQWHGE\WKHFROXPQ7KHIROORZLQJWDEOHVSHFLILHVWKHRUGHULQJUHODWLRQVKLSVEHWZHHQWUDQVDFWLRQVDVWKH\FURVVDEULGJH)RUDQH[SODQDWLRQDVWRZK\WKHVHUXOHVDUHUHTXLUHGRUIRUDJHQHUDOGLVFXVVLRQRQV\VWHPRUGHULQJUXOHVUHIHUWR$SSHQGL[(IRUGHWDLOV
7DEOH2UGHULQJ5XOHVIRU0XOWLSOH'HOD\HG7UDQVDFWLRQV
Row passCol.?
PMW (Col 2) DRR (Col 3) DWR (Col 4) DRC (Col 5) DWC (Col 6)
PMW (Row 1) No Yes Yes Yes YesDRR (Row 2) No Yes/No Yes/No Yes/No Yes/NoDWR (Row 3) No Yes/No Yes/No Yes/No Yes/NoDRC (Row 4) No Yes Yes Yes/No Yes/NoDWC (Row 5) Yes/No Yes Yes Yes/No Yes/No
1RLQGLFDWHVWKHVXEVHTXHQWWUDQVDFWLRQLVQRWDOORZHGWRFRPSOHWHEHIRUHWKHSUHYLRXVWUDQVDFWLRQWRSUHVHUYHRUGHULQJLQWKHV\VWHP7KHIRXU1RER[HVDUHIRXQGLQFROXPQDQGPDLQWDLQDFRQVLVWHQWYLHZRIGDWDLQWKHV\VWHPDVGHVFULEHGE\WKH3URGXFHU&RQVXPHU0RGHOIRXQGLQ$SSHQGL[(7KHVHER[HVSUHYHQW30:GDWDIURPEHLQJSDVVHGE\RWKHUDFFHVVHV
<HV7KHIRXU<HVER[HVLQ5RZLQGLFDWHWKH30:PXVWEHDOORZHGWRFRPSOHWHEHIRUH'HOD\HG5HTXHVWVRU'HOD\HG&RPSOHWLRQVPRYLQJLQWKHVDPHGLUHFWLRQRUDGHDGORFNFDQRFFXU7KLVSUHYHQWVGHDGORFNVIURPRFFXUULQJZKHQ'HOD\HG7UDQVDFWLRQVDUHXVHGZLWKGHYLFHVGHVLJQHGWRDQHDUOLHUYHUVLRQRIWKLVVSHFLILFDWLRQ$30:FDQQRWEHGHOD\HGIURPFRPSOHWLQJEHFDXVHD'HOD\HG5HTXHVWRUD'HOD\HG&RPSOHWLRQZDVDFFHSWHGSULRUWRWKH30:7KHRQO\WKLQJWKDWFDQSUHYHQWWKH30:IURPFRPSOHWLQJLVJDLQLQJDFFHVVWRWKHEXVRUWKHWDUJHWWHUPLQDWLQJWKHDWWHPSWZLWK5HWU\%RWKFRQGLWLRQVDUHWHPSRUDU\DQGZLOOUHVROYHLQGHSHQGHQWO\RIRWKHUHYHQWV,IWKHPDVWHU
Revision 2.2
67
FRQWLQXHVDWWHPSWLQJWRFRPSOHWH'HOD\HG5HTXHVWVLWPXVWEHIDLULQDWWHPSWLQJWRFRPSOHWHWKH30:7KHUHLVQRRUGHULQJYLRODWLRQZKHQDVXEVHTXHQWWUDQVDFWLRQFRPSOHWHVEHIRUHDSULRUWUDQVDFWLRQ
7KHIRXU<HVER[HVLQURZVDQGFROXPQVDQGLQGLFDWHWKDW'HOD\HG&RPSOHWLRQVPXVWEHDOORZHGWRSDVV'HOD\HG5HTXHVWVPRYLQJLQWKHVDPHGLUHFWLRQ7KLVSUHYHQWVGHDGORFNVIURPRFFXUULQJZKHQWZREULGJHVWKDWVXSSRUW'HOD\HG7UDQVDFWLRQVDUHUHTXHVWLQJDFFHVVHVWRHDFKRWKHU,IQHLWKHUEULGJHDOORZV'HOD\HG&RPSOHWLRQVWRSDVVWKH'HOD\HG5HTXHVWVQHLWKHUFDQPDNHSURJUHVV
<HV1RLQGLFDWHVWKHEULGJHPD\FKRRVHWRDOORZWKHVXEVHTXHQWWUDQVDFWLRQWRFRPSOHWHEHIRUHWKHSUHYLRXVWUDQVDFWLRQRUQRW7KLVLVDOORZHGVLQFHWKHUHDUHQRRUGHULQJUHTXLUHPHQWVWRPHHWRUGHDGORFNVWRDYRLG+RZDEULGJHGHVLJQHUFKRRVHVWRLPSOHPHQWWKHVHER[HVPD\KDYHDFRVWLPSDFWRQWKHEULGJHLPSOHPHQWDWLRQRUSHUIRUPDQFHLPSDFWRQWKHV\VWHP
2UGHULQJRI'HOD\HG7UDQVDFWLRQV
7KHRUGHULQJRI'HOD\HG7UDQVDFWLRQVLVHVWDEOLVKHGZKHQWKHWUDQVDFWLRQFRPSOHWHVRQWKHRULJLQDWLQJEXVLHWKHUHTXHVWLQJPDVWHUUHFHLYHVDUHVSRQVHRWKHUWKDQ5HWU\'HOD\HG5HTXHVWVDQG'HOD\HG&RPSOHWLRQVDUHLQWHUPHGLDWHVWHSVLQWKHSURFHVVRIFRPSOHWLQJD'HOD\HG7UDQVDFWLRQZKLFKRFFXUSULRUWRWKHFRPSOHWLRQRIWKHWUDQVDFWLRQRQWKHRULJLQDWLQJEXV$VDUHVXOWUHRUGHULQJLVDOORZHGIRU'HOD\HG5HTXHVWVZLWKUHVSHFWWRRWKHU'HOD\HG5HTXHVWV'HOD\HG5HTXHVWVZLWKUHVSHFWWR'HOD\HG&RPSOHWLRQVRUIRU'HOD\HG&RPSOHWLRQVZLWKUHVSHFWWRRWKHU'HOD\HG&RPSOHWLRQV+RZHYHUUHRUGHULQJLVQRWDOORZHGZLWKUHVSHFWWRPHPRU\ZULWHWUDQVDFWLRQVZKLFKLVGHVFULEHGLQ7DEOHWKH1RER[HV
,QJHQHUDODPDVWHUGRHVQRWQHHGWRZDLWIRURQHUHTXHVWWREHFRPSOHWHGEHIRUHLWLVVXHVDQRWKHUUHTXHVW$VGHVFULEHGLQ6HFWLRQDPDVWHUPD\KDYHDQ\QXPEHURIUHTXHVWVWHUPLQDWHGZLWK5HWU\DWRQHWLPHVRPHRIZKLFKPD\EHVHUYLFHGDV'HOD\HG7UDQVDFWLRQVDQGVRPHQRW+RZHYHULIWKHPDVWHUGRHVLVVXHDVHFRQGUHTXHVWEHIRUHWKHILUVWLVFRPSOHWHGWKHPDVWHUPXVWFRQWLQXHWRUHSHDWHDFKRIWKHUHTXHVWVIDLUO\VRWKDWHDFKKDVDIDLURSSRUWXQLW\WREHFRPSOHWHG,IDPDVWHUKDVDVSHFLILFQHHGIRUWZRWUDQVDFWLRQVWREHFRPSOHWHGLQDSDUWLFXODURUGHULWPXVWZDLWIRUWKHILUVWRQHWRFRPSOHWHEHIRUHUHTXHVWLQJWKHVHFRQG
Revision 2.2
68
3.4. Arbitration,QRUGHUWRPLQLPL]HDFFHVVODWHQF\WKH3&,DUELWUDWLRQDSSURDFKLVDFFHVVEDVHGUDWKHUWKDQWLPHVORWEDVHG7KDWLVDEXVPDVWHUPXVWDUELWUDWHIRUHDFKDFFHVVLWSHUIRUPVRQWKHEXV3&,XVHVDFHQWUDODUELWUDWLRQVFKHPHZKHUHHDFKPDVWHUDJHQWKDVDXQLTXHUHTXHVWREQ#DQGJUDQWGNT#VLJQDO$VLPSOHUHTXHVWJUDQWKDQGVKDNHLVXVHGWRJDLQDFFHVVWRWKHEXV$UELWUDWLRQLVKLGGHQZKLFKPHDQVLWRFFXUVGXULQJWKHSUHYLRXVDFFHVVVRWKDWQR3&,EXVF\FOHVDUHFRQVXPHGGXHWRDUELWUDWLRQH[FHSWZKHQWKHEXVLVLQDQ,GOHVWDWH
$QDUELWUDWLRQDOJRULWKPPXVWEHGHILQHGWRHVWDEOLVKDEDVLVIRUDZRUVWFDVHODWHQF\JXDUDQWHH+RZHYHUVLQFHWKHDUELWUDWLRQDOJRULWKPLVIXQGDPHQWDOO\QRWSDUWRIWKHEXVVSHFLILFDWLRQV\VWHPGHVLJQHUVPD\HOHFWWRPRGLI\LWEXWPXVWSURYLGHIRUWKHODWHQF\UHTXLUHPHQWVRIWKHLUVHOHFWHG,2FRQWUROOHUVDQGIRUH[SDQVLRQERDUGV5HIHUWR6HFWLRQIRULQIRUPDWLRQRQODWHQF\JXLGHOLQHV7KHEXVDOORZVEDFNWREDFNWUDQVDFWLRQVE\WKHVDPHDJHQWDQGDOORZVIOH[LELOLW\IRUWKHDUELWHUWRSULRULWL]HDQGZHLJKWUHTXHVWV$QDUELWHUFDQLPSOHPHQWDQ\VFKHPHDVORQJDVLWLVIDLUDQGRQO\DVLQJOHGNT#LVDVVHUWHGRQDQ\ULVLQJFORFN
7KHDUELWHULVUHTXLUHGWRLPSOHPHQWDIDLUQHVVDOJRULWKPWRDYRLGGHDGORFNV,QJHQHUDOWKHDUELWHUPXVWDGYDQFHWRDQHZDJHQWZKHQWKHFXUUHQWPDVWHUGHDVVHUWVLWVREQ#)DLUQHVVPHDQVWKDWHDFKSRWHQWLDOPDVWHUPXVWEHJUDQWHGDFFHVVWRWKHEXVLQGHSHQGHQWRIRWKHUUHTXHVWV+RZHYHUWKLVGRHVQRWPHDQWKDWDOODJHQWVDUHUHTXLUHGWRKDYHHTXDODFFHVVWRWKHEXV%\UHTXLULQJDIDLUQHVVDOJRULWKPWKHUHDUHQRVSHFLDOFRQGLWLRQVWRKDQGOHZKHQLOCK#LVDFWLYHDVVXPLQJDUHVRXUFHORFN$V\VWHPWKDWXVHVDIDLUQHVVDOJRULWKPLVVWLOOFRQVLGHUHGIDLULILWLPSOHPHQWVDFRPSOHWHEXVORFNLQVWHDGRIUHVRXUFHORFN+RZHYHUWKHDUELWHUPXVWDGYDQFHWRDQHZDJHQWLIWKHLQLWLDOWUDQVDFWLRQDWWHPSWLQJWRHVWDEOLVKWKHORFNLVWHUPLQDWHGZLWK5HWU\
Revision 2.2
69
Implementation Note: System Arbitration Algorithm
2QHH[DPSOHRIEXLOGLQJDQDUELWHUWRLPSOHPHQWDIDLUQHVVDOJRULWKPLVZKHQWKHUHDUHWZROHYHOVWRZKLFKEXVPDVWHUVDUHDVVLJQHG,QWKLVH[DPSOHWKHDJHQWVWKDWDUHDVVLJQHGWRWKHILUVWOHYHOKDYHDJUHDWHUQHHGWRXVHWKHEXVWKDQDJHQWVDVVLJQHGWRWKHVHFRQGOHYHOLHORZHUODWHQF\RUJUHDWHUWKURXJKSXW6HFRQGOHYHODJHQWVKDYHHTXDODFFHVVWRWKHEXVZLWKUHVSHFWWRRWKHUVHFRQGOHYHODJHQWV+RZHYHUWKHVHFRQGOHYHODJHQWVDVDJURXSKDYHHTXDODFFHVVWRWKHEXVDVHDFKDJHQWRIWKHILUVWOHYHO$QH[DPSOHRIKRZDV\VWHPPD\DVVLJQDJHQWVWRDJLYHQOHYHOLVZKHUHGHYLFHVVXFKDVYLGHR$70RU)'',EXVPDVWHUVZRXOGEHDVVLJQHGWR/HYHOZKLOHGHYLFHVVXFKDV6&6,/$1RUVWDQGDUGH[SDQVLRQEXVPDVWHUVZRXOGEHDVVLJQHGWRWKHVHFRQGOHYHO
7KHILJXUHEHORZLVDQH[DPSOHRIDIDLUQHVVDUELWUDWLRQDOJRULWKPWKDWXVHVWZROHYHOVRIDUELWUDWLRQ7KHILUVWOHYHOFRQVLVWVRI$JHQW$$JHQW%DQG/HYHOZKHUH/HYHOLVWKHQH[WDJHQWDWWKDWOHYHOUHTXHVWLQJDFFHVVWRWKHEXV/HYHOFRQVLVWVRI$JHQW;$JHQW<DQG$JHQW=,IDOODJHQWVRQOHYHODQGKDYHWKHLUREQ#OLQHVDVVHUWHGDQGFRQWLQXHWRDVVHUWWKHPDQGLI$JHQW$LVWKHQH[WWRUHFHLYHWKHEXVIRU/HYHODQG$JHQW;LVWKHQH[WIRU/HYHOWKHQWKHRUGHURIWKHDJHQWVDFFHVVLQJWKHEXVZRXOGEH
$%/HYHOWKLVWLPHLWLV;
$%/HYHOWKLVWLPHLWLV<
$%/HYHOWKLVWLPHLWLV=
DQGVRIRUWK
,IRQO\$JHQW%DQG$JHQW<KDGWKHLUREQ#VDVVHUWHGDQGFRQWLQXHGWRDVVHUWWKHPWKHRUGHUZRXOGEH
%/HYHO<
%/HYHO<
%\UHTXLULQJDIDLUQHVVDUELWUDWLRQDOJRULWKPWKHV\VWHPGHVLJQHUFDQEDODQFHWKHQHHGVRIKLJKSHUIRUPDQFHDJHQWVVXFKDVYLGHR$70RU)'',ZLWKORZHUSHUIRUPDQFHEXVGHYLFHVOLNH/$1DQG6&6,$QRWKHUV\VWHPGHVLJQHUPD\SXWRQO\PXOWLPHGLDGHYLFHVRQDUELWUDWLRQ/HYHODQGSXWWKH)'',RU$70/$1DQG6&6,GHYLFHVRQ/HYHO7KHVHH[DPSOHVDFKLHYHWKHKLJKHVWOHYHORIV\VWHPSHUIRUPDQFHSRVVLEOHIRUWKURXJKSXWRUORZHVWODWHQF\ZLWKRXWSRVVLEOHVWDUYDWLRQFRQGLWLRQV7KHSHUIRUPDQFHRIWKHV\VWHPFDQEHEDODQFHGE\DOORFDWLQJDVSHFLILFDPRXQWRIEXVEDQGZLGWKWRHDFKDJHQWE\FDUHIXODVVLJQPHQWRIHDFKPDVWHUWRDQDUELWUDWLRQOHYHODQGSURJUDPPLQJHDFKDJHQW¶V/DWHQF\7LPHUDSSURSULDWHO\
$JHQW$
$JHQW%
/HYHO
/HYHO
$JHQW;
$JHQW<
$JHQW=
/HYHO
Revision 2.2
70
3.4.1. Arbitration Signaling Protocol
$QDJHQWUHTXHVWVWKHEXVE\DVVHUWLQJLWVREQ#$JHQWVPXVWRQO\XVHREQ#WRVLJQDODWUXHQHHGWRXVHWKHEXV$QDJHQWPXVWQHYHUXVHREQ#WRSDUNLWVHOIRQWKHEXV,IEXVSDUNLQJLVLPSOHPHQWHGLWLVWKHDUELWHUWKDWGHVLJQDWHVWKHGHIDXOWRZQHU:KHQWKHDUELWHUGHWHUPLQHVDQDJHQWPD\XVHWKHEXVLWDVVHUWVWKHDJHQWVGNT#
7KHDUELWHUPD\GHDVVHUWDQDJHQWVGNT#RQDQ\FORFN$QDJHQWPXVWHQVXUHLWVGNT#LVDVVHUWHGRQWKHULVLQJFORFNHGJHLWZDQWVWRVWDUWDWUDQVDFWLRQ1RWH$PDVWHULVDOORZHGWRVWDUWDWUDQVDFWLRQZKHQLWVGNT#LVDVVHUWHGDQGWKHEXVLVLQDQ,GOHVWDWHLQGHSHQGHQWRIWKHVWDWHRILWVREQ#,IGNT#LVGHDVVHUWHGWKHWUDQVDFWLRQPXVWQRWSURFHHG2QFHDVVHUWHGGNT#PD\EHGHDVVHUWHGDFFRUGLQJWRWKHIROORZLQJUXOHV
,IGNT#LVGHDVVHUWHGDQGFRAME#LVDVVHUWHGRQWKHVDPHFORFNWKHEXVWUDQVDFWLRQLVYDOLGDQGZLOOFRQWLQXH
2QHGNT#FDQEHGHDVVHUWHGFRLQFLGHQWZLWKDQRWKHUGNT# EHLQJDVVHUWHGLIWKHEXVLVQRWLQWKH,GOHVWDWH2WKHUZLVHDRQHFORFNGHOD\LVUHTXLUHGEHWZHHQWKHGHDVVHUWLRQRIDGNT#DQGWKHDVVHUWLRQRIWKHQH[WGNT#RUHOVHWKHUHPD\EHFRQWHQWLRQRQWKHADOLQHVDQGPARGXHWRWKHFXUUHQWPDVWHUGRLQJDGGUHVVVWHSSLQJ
:KLOHFRAME#LVGHDVVHUWHGGNT#PD\EHGHDVVHUWHGDWDQ\WLPHLQRUGHUWRVHUYLFHDKLJKHUSULRULW\PDVWHURULQUHVSRQVHWRWKHDVVRFLDWHGREQ#EHLQJGHDVVHUWHG
)LJXUHLOOXVWUDWHVEDVLFDUELWUDWLRQ7ZRDJHQWVDUHXVHGWRLOOXVWUDWHKRZDQDUELWHUPD\DOWHUQDWHEXVDFFHVVHV
CLK
FRAME#
AD
REQ#-a
REQ#-b
GNT#-a
GNT#-b
ADDRESS DATA
71 2 3 5 64
ADDRESS DATA
access - A access - B
)LJXUH%DVLF$UELWUDWLRQ
REQ#DLVDVVHUWHGSULRUWRRUDWFORFNWRUHTXHVWXVHRIWKHLQWHUIDFH$JHQW$LVJUDQWHGDFFHVVWRWKHEXVEHFDXVHGNT#DLVDVVHUWHGDWFORFN$JHQW$PD\VWDUWDWUDQVDFWLRQDWFORFNEHFDXVHFRAME#DQGIRDY#DUHGHDVVHUWHGDQGGNT#DLVDVVHUWHG$JHQW$VWUDQVDFWLRQVWDUWVZKHQFRAME#LVDVVHUWHGRQFORFN6LQFH
19 Higher priority here does not imply a fixed priority arbitration, but refers to the agent that would winarbitration at a given instant in time.
Revision 2.2
71
$JHQW$GHVLUHVWRSHUIRUPDQRWKHUWUDQVDFWLRQLWOHDYHVREQ#DDVVHUWHG:KHQFRAME#LVDVVHUWHGRQFORFNWKHDUELWHUGHWHUPLQHV$JHQW%VKRXOGJRQH[WDQGDVVHUWVGNT#EDQGGHDVVHUWVGNT#DRQFORFN
:KHQDJHQW$FRPSOHWHVLWVWUDQVDFWLRQRQFORFNLWUHOLQTXLVKHVWKHEXV$OO3&,DJHQWVFDQGHWHUPLQHWKHHQGRIWKHFXUUHQWWUDQVDFWLRQZKHQERWKFRAME#DQGIRDY#DUHGHDVVHUWHG$JHQW%EHFRPHVWKHRZQHURQFORFNEHFDXVHFRAME#DQGIRDY#DUHGHDVVHUWHGDQGFRPSOHWHVLWVWUDQVDFWLRQRQFORFN
1RWLFHWKDWREQ#ELVGHDVVHUWHGDQGFRAME#LVDVVHUWHGRQFORFNLQGLFDWLQJDJHQW%UHTXLUHVRQO\DVLQJOHWUDQVDFWLRQ7KHDUELWHUJUDQWVWKHQH[WWUDQVDFWLRQWR$JHQW$EHFDXVHLWVREQ#LVVWLOODVVHUWHG
7KHFXUUHQWRZQHURIWKHEXVNHHSVREQ#DVVHUWHGZKHQLWUHTXLUHVDGGLWLRQDOWUDQVDFWLRQV,IQRRWKHUUHTXHVWVDUHDVVHUWHGRUWKHFXUUHQWPDVWHUKDVKLJKHVWSULRULW\WKHDUELWHUFRQWLQXHVWRJUDQWWKHEXVWRWKHFXUUHQWPDVWHU
Implementation Note: Bus Parking
:KHQQRREQ#VDUHDVVHUWHGLWLVUHFRPPHQGHGQRWWRUHPRYHWKHFXUUHQWPDVWHU¶VGNT#WRSDUNWKHEXVDWDGLIIHUHQWPDVWHUXQWLOWKHEXVHQWHUVLWV,GOHVWDWH,IWKHFXUUHQWEXVPDVWHU¶VGNT#LVGHDVVHUWHGWKHGXUDWLRQRIWKHFXUUHQWWUDQVDFWLRQLVOLPLWHGWRWKHYDOXHRIWKH/DWHQF\7LPHU,IWKHPDVWHULVOLPLWHGE\WKH/DWHQF\7LPHULWPXVWUHDUELWUDWHIRUWKHEXVZKLFKZRXOGZDVWHEXVEDQGZLGWK,WLVUHFRPPHQGHGWROHDYH GNT#DVVHUWHGDWWKHFXUUHQWPDVWHUZKHQQRRWKHUREQ#VDUHDVVHUWHGXQWLOWKHEXVHQWHUVLWV,GOHVWDWH:KHQWKHEXVLVLQWKH,GOHVWDWHDQGQRREQ#VDUHDVVHUWHGWKHDUELWHUPD\SDUNWKHEXVDWDQ\DJHQWLWGHVLUHV
GNT#JLYHVDQDJHQWDFFHVVWRWKHEXVIRUDVLQJOHWUDQVDFWLRQ,IDQDJHQWGHVLUHVDQRWKHUDFFHVVLWVKRXOGFRQWLQXHWRDVVHUWREQ#$QDJHQWPD\GHDVVHUWREQ#DQ\WLPHEXWWKHDUELWHUPD\LQWHUSUHWWKLVWRPHDQWKHDJHQWQRORQJHUUHTXLUHVXVHRIWKHEXVDQGPD\GHDVVHUWLWVGNT#$QDJHQWVKRXOGGHDVVHUWREQ#LQWKHVDPHFORFNFRAME#LVDVVHUWHGLILWRQO\ZDQWVWRGRDVLQJOHWUDQVDFWLRQ:KHQDWUDQVDFWLRQLVWHUPLQDWHGE\DWDUJHWSTOP#DVVHUWHGWKHPDVWHUPXVWGHDVVHUWLWVREQ#IRUDPLQLPXPRIWZRFORFNVRQHEHLQJZKHQWKHEXVJRHVWRWKH,GOHVWDWHDWWKHHQGRIWKHWUDQVDFWLRQZKHUHSTOP#ZDVDVVHUWHGDQGWKHRWKHUEHLQJHLWKHUWKHFORFNEHIRUHRUWKHFORFNDIWHUWKH,GOHVWDWH)RUDQH[FHSWLRQUHIHUWR6HFWLRQ7KLVDOORZVDQRWKHUDJHQWWRXVHWKHLQWHUIDFHZKLOHWKHSUHYLRXVWDUJHWSUHSDUHVIRUWKHQH[WDFFHVV
7KHDUELWHUFDQDVVXPHWKHFXUUHQWPDVWHULVEURNHQLILWKDVQRWVWDUWHGDQDFFHVVDIWHULWVGNT#KDVEHHQDVVHUWHGLWVREQ#LVDOVRDVVHUWHGDQGWKHEXVLVLQWKH,GOHVWDWHIRUFORFNV7KHDUELWHULVDOORZHGWRLJQRUHDQ\³EURNHQ´PDVWHU¶VREQ#DQGPD\RSWLRQDOO\UHSRUWWKLVFRQGLWLRQWRWKHV\VWHP+RZHYHUWKHDUELWHUPD\UHPRYHGNT#DWDQ\WLPHWRVHUYLFHDKLJKHUSULRULW\DJHQW$PDVWHUWKDWKDVUHTXHVWHGXVHRIWKHEXVWKDWGRHVQRWDVVHUWFRAME#ZKHQWKHEXVLVLQWKH,GOHVWDWHDQGLWVGNT#LVDVVHUWHGIDFHVWKHSRVVLELOLW\RIORVLQJLWVWXUQRQWKHEXV1RWH,QDEXV\V\VWHPDPDVWHUWKDWGHOD\VWKHDVVHUWLRQRIFRAME#UXQVWKHULVNRIVWDUYDWLRQEHFDXVHWKHDUELWHUPD\JUDQWWKHEXVWRDQRWKHUDJHQW)RUDPDVWHUWRHQVXUHWKDWLWJDLQVDFFHVVWRWKHEXVLWPXVWDVVHUWFRAME#WKHILUVWFORFNSRVVLEOHZKHQFRAME#DQGIRDY#DUHGHDVVHUWHGDQGLWVGNT#LVDVVHUWHG
Revision 2.2
72
3.4.2. Fast Back-to-Back Transactions
7KHUHDUHWZRW\SHVRIIDVWEDFNWREDFNWUDQVDFWLRQVWKDWFDQEHLQLWLDWHGE\WKHVDPHPDVWHUWKRVHWKDWDFFHVVWKHVDPHDJHQWDQGWKRVHWKDWGRQRW)DVWEDFNWREDFNWUDQVDFWLRQVDUHDOORZHGRQ3&,ZKHQFRQWHQWLRQRQTRDY#DEVSEL#STOP#RUPERR#LVDYRLGHG
7KHILUVWW\SHRIIDVWEDFNWREDFNVXSSRUWSODFHVWKHEXUGHQRIDYRLGLQJFRQWHQWLRQRQWKHPDVWHUZKLOHWKHVHFRQGSODFHVWKHEXUGHQRQDOOSRWHQWLDOWDUJHWV7KHPDVWHUPD\UHPRYHWKH,GOHVWDWHEHWZHHQWUDQVDFWLRQVZKHQLWFDQJXDUDQWHHWKDWQRFRQWHQWLRQRFFXUV7KLVFDQEHDFFRPSOLVKHGZKHQWKHPDVWHUVFXUUHQWWUDQVDFWLRQLVWRWKHVDPHWDUJHWDVWKHSUHYLRXVZULWHWUDQVDFWLRQ7KLVW\SHRIIDVWEDFNWREDFNWUDQVDFWLRQUHTXLUHVWKHPDVWHUWRXQGHUVWDQGWKHDGGUHVVERXQGDULHVRIWKHSRWHQWLDOWDUJHWRWKHUZLVHFRQWHQWLRQPD\RFFXU7KLVW\SHRIIDVWEDFNWREDFNLVRSWLRQDOIRUDPDVWHUEXWPXVWEHGHFRGHGE\DWDUJHW7KHWDUJHWPXVWEHDEOHWRGHWHFWDQHZDVVHUWLRQRIFRAME#IURPWKHVDPHPDVWHUZLWKRXWWKHEXVJRLQJWRWKH,GOHVWDWH
The second type of fast back-to-back support places the burden of no contention on allpotential targets. The Fast Back-to-Back Capable bit in the Status register may behardwired to a logical one (high) if, and, only if, the device, while acting as a bus target,meets the following two requirements:
7KHWDUJHWPXVWQRWPLVVWKHEHJLQQLQJRIDEXVWUDQVDFWLRQQRUORVHWKHDGGUHVVZKHQWKDWWUDQVDFWLRQLVVWDUWHGZLWKRXWDEXV,GOHVWDWHSUHFHGLQJWKHWUDQVDFWLRQ,QRWKHUZRUGVWKHWDUJHWLVFDSDEOHRIIROORZLQJDEXVVWDWHWUDQVLWLRQIURPDILQDOGDWDWUDQVIHU(FRAME#KLJKIRDY#ORZGLUHFWO\WRDQDGGUHVVSKDVHFRAME#ORZIRDY#KLJKRQFRQVHFXWLYHFORFNF\FOHV1RWH7KHWDUJHWPD\RUPD\QRWEHVHOHFWHGRQHLWKHURUERWKRIWKHVHWUDQVDFWLRQVEXWPXVWWUDFNEXVVWDWHVQRQHWKHOHVV
7KHWDUJHWPXVWDYRLGVLJQDOFRQIOLFWVRQDEVSEL#TRDY#STOP#DQGPERR#,IWKHWDUJHWGRHVQRWLPSOHPHQWWKHIDVWHVWSRVVLEOHDEVSEL#DVVHUWLRQWLPHWKLVJXDUDQWHHLVDOUHDG\SURYLGHG)RUWKRVHWDUJHWVWKDWGRSHUIRUP]HURZDLWVWDWHGHFRGHVWKHWDUJHWPXVWGHOD\DVVHUWLRQRIWKHVHIRXUVLJQDOVIRUDVLQJOHFORFNH[FHSWLQHLWKHURQHRIWKHIROORZLQJWZRFRQGLWLRQV
D 7KHFXUUHQWEXVWUDQVDFWLRQZDVLPPHGLDWHO\SUHFHGHGE\DEXV,GOHVWDWHWKDWLVWKLVLVQRWDEDFNWREDFNWUDQVDFWLRQRU
E 7KHFXUUHQWWDUJHWKDGGULYHQDEVSEL#RQWKHSUHYLRXVEXVWUDQVDFWLRQWKDWLVWKLVLVDEDFNWREDFNWUDQVDFWLRQLQYROYLQJWKHVDPHWDUJHWDVWKHSUHYLRXVWUDQVDFWLRQ
1RWH'HOD\LQJWKHDVVHUWLRQRIDEVSEL#WRDYRLGFRQWHQWLRQRQIDVWEDFNWREDFNWUDQVDFWLRQVGRHVQRWDIIHFWWKHGHFRGHVSHHGLQGLFDWHGLQWKHVWDWXVUHJLVWHU$GHYLFHWKDWQRUPDOO\DVVHUWVIDVWDEVSEL# VWLOOLQGLFDWHV³IDVW´LQWKHVWDWXVUHJLVWHUHYHQWKRXJKDEVSEL#LVGHOD\HGE\RQHFORFNLQWKLVFDVH7KHVWDWXVELWVDVVRFLDWHGZLWKGHFRGHWLPHDUHXVHGE\WKHV\VWHPWRDOORZWKHVXEWUDFWLYHGHFRGLQJDJHQWWRPRYHLQWKHWLPHZKHQLWFODLPVXQFODLPHGDFFHVVHV+RZHYHULIWKH
20 It is recommended that this be done by returning the target state machine (refer to Appendix B) from theB_BUSY state to the IDLE state as soon as FRAME# is deasserted and the device’s decode time has beenmet (a miss occurs) or when DEVSEL# is asserted by another target and not waiting for a bus Idle state(IRDY# deasserted).
Revision 2.2
73
VXEWUDFWLYHGHFRGHDJHQWFODLPVWKHDFFHVVGXULQJPHGLXPRUVORZGHFRGHWLPHLQVWHDGRIZDLWLQJIRUWKHVXEWUDFWLYHGHFRGHWLPHLWPXVWGHOD\WKHDVVHUWLRQRIDEVSEL#ZKHQDIDVWEDFNWREDFNWUDQVDFWLRQLVLQSURJUHVVRWKHUZLVHFRQWHQWLRQRQDEVSEL#STOP#TRDY# DQGPERR#PD\RFFXU
)RUPDVWHUVWKDWZDQWWRSHUIRUPIDVWEDFNWREDFNWUDQVDFWLRQVWKDWDUHVXSSRUWHGE\WKHWDUJHWPHFKDQLVPWKH)DVW%DFNWR%DFN(QDEOHELWLQWKH&RPPDQGUHJLVWHULVUHTXLUHG7KLVELWLVRQO\PHDQLQJIXOLQGHYLFHVWKDWDFWDVEXVPDVWHUVDQGLVIXOO\RSWLRQDO,WLVDUHDGZULWHELWZKHQLPSOHPHQWHG:KHQVHWWRDRQHKLJKWKHEXVPDVWHUPD\VWDUWD3&,WUDQVDFWLRQXVLQJIDVWEDFNWREDFNWLPLQJZLWKRXWUHJDUGWRZKLFKWDUJHWLVEHLQJDGGUHVVHGSURYLGLQJWKHSUHYLRXVWUDQVDFWLRQZDVDZULWHWUDQVDFWLRQLVVXHGE\WKHFXUUHQWEXVPDVWHU,IWKLVELWLVVHWWRD]HURORZRUQRWLPSOHPHQWHGWKHPDVWHUPD\SHUIRUPIDVWEDFNWREDFNRQO\LILWFDQJXDUDQWHHWKDWWKHQHZWUDQVDFWLRQJRHVWRWKHVDPHWDUJHWDVWKHSUHYLRXVRQHPDVWHUEDVHGPHFKDQLVP
7KLVELWZRXOGEHVHWE\WKHV\VWHPFRQILJXUDWLRQURXWLQHDIWHUHQVXULQJWKDWDOOWDUJHWVRQWKHVDPHEXVKDGWKH)DVW%DFNWR%DFN&DSDEOH%LWVHW
1RWH7KHPDVWHUEDVHGIDVWEDFNWREDFNPHFKDQLVPGRHVQRWDOORZWKHVHIDVWF\FOHVWRRFFXUZLWKVHSDUDWHWDUJHWVZKLOHWKHWDUJHWEDVHGPHFKDQLVPGRHV
,IWKHWDUJHWLVXQDEOHWRSURYLGHERWKRIWKHJXDUDQWHHVVSHFLILHGDERYHLWPXVWQRWLPSOHPHQWWKLVELWDWDOODQGLWZLOODXWRPDWLFDOO\EHUHWXUQHGDVD]HURZKHQWKH6WDWXVUHJLVWHULVUHDG
)DVWEDFNWREDFNWUDQVDFWLRQVDOORZDJHQWVWRXWLOL]HEXVEDQGZLGWKPRUHHIIHFWLYHO\,WLVUHFRPPHQGHGWKDWWDUJHWVDQGWKRVHPDVWHUVWKDWFDQLPSURYHEXVXWLOL]DWLRQVKRXOGLPSOHPHQWWKLVIHDWXUHSDUWLFXODUO\VLQFHWKHLPSOHPHQWDWLRQFRVWLVQHJOLJLEOH
8QGHUDOORWKHUFRQGLWLRQVWKHPDVWHUPXVWLQVHUWDPLQLPXPRIRQH,GOHEXVVWDWH$OVRWKHUHLVDOZD\VDWOHDVWRQH,GOHEXVVWDWHEHWZHHQWUDQVDFWLRQVE\GLIIHUHQWPDVWHUV1RWH7KHPDVWHULVUHTXLUHGWRFDXVHDQ,GOHVWDWHWRDSSHDURQWKHEXVZKHQWKHUHTXLUHPHQWVIRUDIDVWEDFNWREDFNWUDQVDFWLRQDUHQRWPHWRUZKHQEXVRZQHUVKLSFKDQJHV
'XULQJDIDVWEDFNWREDFNWUDQVDFWLRQWKHPDVWHUVWDUWVWKHQH[WWUDQVDFWLRQLPPHGLDWHO\ZLWKRXWDQ,GOHEXVVWDWHDVVXPLQJLWVGNT#LVVWLOODVVHUWHG,IGNT#LVGHDVVHUWHGLQWKHODVWGDWDSKDVHRIDWUDQVDFWLRQWKHPDVWHUKDVORVWDFFHVVWRWKHEXVDQGPXVWUHOLQTXLVKWKHEXVWRWKHQH[WPDVWHU7KHODVWGDWDSKDVHFRPSOHWHVZKHQFRAME#LVGHDVVHUWHGDQGIRDY#DQGTRDY#RUSTOP#DUHDVVHUWHG7KHFXUUHQWPDVWHUVWDUWVDQRWKHUWUDQVDFWLRQRQWKHFORFNIROORZLQJWKHFRPSOHWLRQRIWKHODVWGDWDSKDVHRIWKHSUHYLRXVWUDQVDFWLRQ
,WLVLPSRUWDQWWRQRWHWKDWDJHQWVQRWLQYROYHGLQDIDVWEDFNWREDFNWUDQVDFWLRQVHTXHQFHFDQQRWDQGJHQHUDOO\QHHGQRWGLVWLQJXLVKLQWHUPHGLDWHWUDQVDFWLRQERXQGDULHVXVLQJRQO\FRAME#DQGIRDY#WKHUHLVQREXV,GOHVWDWH'XULQJIDVWEDFNWREDFNVRQO\WKHPDVWHUDQGWDUJHWLQYROYHGQHHGWRGLVWLQJXLVKWKHVHERXQGDULHV:KHQWKHODVWWUDQVDFWLRQLVRYHUDOODJHQWVZLOOVHHDQ,GOHVWDWH+RZHYHUWKRVHWKDWGRVXSSRUWWKHWDUJHWEDVHGPHFKDQLVPPXVWEHDEOHWRGLVWLQJXLVKWKHFRPSOHWLRQRIDOO3&,WUDQVDFWLRQVDQGEHDEOHWRGHWHFWDOODGGUHVVSKDVHV
,Q)LJXUHWKHPDVWHUFRPSOHWHVDZULWHRQFORFNDQGVWDUWVWKHQH[WWUDQVDFWLRQRQFORFN7KHWDUJHWPXVWEHJLQVDPSOLQJFRAME#RQFORFNVLQFHWKHSUHYLRXVWUDQVDFWLRQFRPSOHWHGRQFORFNRWKHUZLVHLWZLOOPLVVWKHDGGUHVVRIWKHQH[WWUDQVDFWLRQ$GHYLFHPXVWEHDEOHWRGHFRGHEDFNWREDFNRSHUDWLRQVWRGHWHUPLQHLILW
Revision 2.2
74
LVWKHFXUUHQWWDUJHWZKLOHDPDVWHUPD\RSWLRQDOO\VXSSRUWWKLVIXQFWLRQ$WDUJHWLVIUHHWRFODLPRZQHUVKLSE\DVVHUWLQJDEVSEL#WKHQ5HWU\WKHUHTXHVW
CLK
FRAME#
AD ADDRESS DATA ADDRESS DATA
GNT#
REQ#
71 2 3 5 64
IRDY#
TRDY#
)LJXUH$UELWUDWLRQIRU%DFNWR%DFN$FFHVV
3.4.3. Arbitration Parking
7KHWHUPSDUNLPSOLHVSHUPLVVLRQIRUWKHDUELWHUWRDVVHUWGNT#WRDVHOHFWHGDJHQWZKHQQRDJHQWLVFXUUHQWO\XVLQJRUUHTXHVWLQJWKHEXV7KHDUELWHUFDQVHOHFWWKHGHIDXOWRZQHUDQ\ZD\LWZDQWVIL[HGODVWXVHGHWFRUFDQFKRRVHQRWWRSDUNDWDOOHIIHFWLYHO\GHVLJQDWLQJLWVHOIWKHGHIDXOWRZQHU:KHQWKHDUELWHUDVVHUWVDQDJHQWVGNT#DQGWKHEXVLVLQWKH,GOHVWDWHWKDWDJHQWPXVWHQDEOHLWVAD[31::00]C/BE[3::0]#DQGRQHFORFNODWHUPARRXWSXWEXIIHUVZLWKLQHLJKWFORFNVUHTXLUHGZKLOHWZRWKUHHFORFNVLVUHFRPPHQGHG5HIHUWR6HFWLRQIRUDGHVFULSWLRQRIWKHWLPLQJUHODWLRQVKLSRIPARWRAD7KHDJHQWLVQRWFRPSHOOHGWRWXUQRQDOOEXIIHUVLQDVLQJOHFORFN7KLVUHTXLUHPHQWHQVXUHVWKDWWKHDUELWHUFDQVDIHO\SDUNWKHEXVDWVRPHDJHQWDQGNQRZWKDWWKHEXVZLOOQRWIORDW,IWKHDUELWHUGRHVQRWSDUNWKHEXVWKHFHQWUDOUHVRXUFHGHYLFHLQZKLFKWKHDUELWHULVHPEHGGHGW\SLFDOO\GULYHVWKHEXV
,IWKHEXVLVLQWKH,GOHVWDWHDQGWKHDUELWHUUHPRYHVDQDJHQWVGNT#WKHDJHQWKDVORVWDFFHVVWRWKHEXVH[FHSWIRURQHFDVH7KHRQHFDVHLVLIWKHDUELWHUGHDVVHUWHGGNT#FRLQFLGHQWZLWKWKHDJHQWDVVHUWLQJFRAME#,QWKLVFDVHWKHPDVWHUZLOOFRQWLQXHWKHWUDQVDFWLRQ2WKHUZLVHWKHDJHQWPXVWWULVWDWHAD[31::00]C/BE#[3::0]DQGRQHFORFNODWHUPAR8QOLNHDERYHWKHDJHQWPXVWGLVDEOHDOOEXIIHUVLQDVLQJOHFORFNWRDYRLGSRVVLEOHFRQWHQWLRQZLWKWKHQH[WEXVRZQHU
*LYHQWKHDERYHWKHPLQLPXPDUELWUDWLRQODWHQF\DFKLHYDEOHRQ3&,IURPWKHEXV,GOHVWDWHLVDVIROORZV
• 3DUNHG]HURFORFNVIRUSDUNHGDJHQWWZRFORFNVIRURWKHUV
• 1RW3DUNHGRQHFORFNIRUHYHU\DJHQW
:KHQWKHEXVLVSDUNHGDWDQDJHQWWKHDJHQWLVDOORZHGWRVWDUWDWUDQVDFWLRQZLWKRXWREQ#EHLQJDVVHUWHG$PDVWHUFDQVWDUWDWUDQVDFWLRQZKHQWKHEXVLVLQWKH,GOHVWDWHDQGGNT#LVDVVHUWHG:KHQWKHDJHQWQHHGVWRGRPXOWLSOHWUDQVDFWLRQVLWVKRXOGDVVHUWREQ#WRLQIRUPWKHDUELWHUWKDWLWLQWHQGVWRGRPXOWLSOHWUDQVDFWLRQV:KHQDPDVWHUUHTXLUHVRQO\DVLQJOHWUDQVDFWLRQLWVKRXOGQRWDVVHUWREQ#RWKHUZLVHWKHDUELWHUPD\FRQWLQXHWRDVVHUWLWVGNT#ZKHQLWGRHVQRWUHTXLUHXVHRIWKHEXV
Revision 2.2
75
3.5. Latency3&,LVDORZODWHQF\KLJKWKURXJKSXW,2EXV%RWKWDUJHWVDQGPDVWHUVDUHOLPLWHGDVWRWKHQXPEHURIZDLWVWDWHVWKH\FDQDGGWRDWUDQVDFWLRQ)XUWKHUPRUHHDFKPDVWHUKDVDSURJUDPPDEOHWLPHUOLPLWLQJLWVPD[LPXPWHQXUHRQWKHEXVGXULQJWLPHVRIKHDY\EXVWUDIILF*LYHQWKHVHWZROLPLWVDQGWKHEXVDUELWUDWLRQRUGHUZRUVWFDVHEXVDFTXLVLWLRQODWHQFLHVFDQEHSUHGLFWHGZLWKUHODWLYHO\KLJKSUHFLVLRQIRUDQ\3&,EXVPDVWHU(YHQEULGJHVWRVWDQGDUGH[SDQVLRQEXVHVZLWKORQJDFFHVVWLPHV,6$(,6$RU0&FDQEHGHVLJQHGWRKDYHPLQLPDOLPSDFWRQWKH3&,EXVDQGVWLOONHHS3&,EXVDFTXLVLWLRQODWHQF\SUHGLFWDEOH
3.5.1. Target Latency
7DUJHWODWHQF\LVWKHQXPEHURIFORFNVWKHWDUJHWZDLWVEHIRUHDVVHUWLQJTRDY#5HTXLUHPHQWVRQWKHLQLWLDOGDWDSKDVHDUHGLIIHUHQWIURPWKRVHRIVXEVHTXHQWGDWDSKDVHV
3.5.1.1. Target Initial Latency
7DUJHWLQLWLDOODWHQF\LVWKHQXPEHURIFORFNVIURPWKHDVVHUWLRQRIFRAME#WRWKHDVVHUWLRQRITRDY#ZKLFKFRPSOHWHVWKHLQLWLDOGDWDSKDVHRUWRWKHDVVHUWLRQRISTOP#LQWKH5HWU\DQG7DUJHW$ERUWFDVHV7KLVQXPEHURIFORFNVYDULHVGHSHQGLQJRQZKHWKHUWKHFRPPDQGLVDUHDGRUZULWHDQGLIDZULWHZKHWKHULWFDQEHSRVWHGRUQRW$PHPRU\ZULWHFRPPDQGVKRXOGVLPSO\EHSRVWHGE\WKHWDUJHWLQDEXIIHUDQGZULWWHQWRWKHILQDOGHVWLQDWLRQODWHU,QWKLVFDVHWKHWDUJHWLQLWLDOODWHQF\LVVPDOOEHFDXVHWKHWUDQVDFWLRQZDVVLPSO\DUHJLVWHUWRUHJLVWHUWUDQVIHU0HHWLQJWDUJHWLQLWLDOODWHQF\RQUHDGWUDQVDFWLRQVLVPRUHGLIILFXOWVLQFHWKLVODWHQF\LVDFRPELQDWLRQRIWKHDFFHVVWLPHRIWKHVWRUDJHPHGLDHJGLVN'5$0HWFDQGWKHGHOD\RIWKHLQWHUIDFHORJLF0HHWLQJLQLWLDOODWHQF\RQ,2DQGFRQILJXUDWLRQZULWHWUDQVDFWLRQVDUHVLPLODUWRUHDGODWHQF\
7DUJHWLQLWLDOODWHQF\UHTXLUHPHQWVGHSHQGRQWKHVWDWHRIV\VWHPRSHUDWLRQ7KHV\VWHPFDQHLWKHUEHRSHUDWLQJLQLQLWLDOL]DWLRQWLPHRUUXQWLPH,QLWLDOL]DWLRQWLPHEHJLQVZKHQRST#LVGHDVVHUWHGDQGFRPSOHWHV3&,FORFNVODWHU5XQWLPHIROORZVLQLWLDOL]DWLRQWLPH
,IDWDUJHWLVDFFHVVHGGXULQJLQLWLDOL]DWLRQWLPHLWLVDOORZHGWRGRDQ\RIWKHIROORZLQJ
• ,JQRUHWKHUHTXHVWH[FHSWLILWLVDERRWGHYLFH
• &ODLPWKHDFFHVVDQGKROGLQZDLWVWDWHVXQWLOLWFDQFRPSOHWHWKHUHTXHVWQRWWRH[FHHGWKHHQGRILQLWLDOL]DWLRQWLPH
• &ODLPWKHDFFHVVDQGWHUPLQDWHZLWK5HWU\
,IDWDUJHWLVDFFHVVHGGXULQJUXQWLPHRST#KDVEHHQGHDVVHUWHGJUHDWHUWKDQ
FORFNVLWPXVWFRPSOHWHWKHLQLWLDOGDWDSKDVHRIDWUDQVDFWLRQUHDGRUZULWHZLWKLQFORFNVIURPWKHDVVHUWLRQRIFRAME#7KHWDUJHWFRPSOHWHVWKHLQLWLDOGDWDSKDVHE\DVVHUWLQJTRDY#WRDFFHSWRUSURYLGHWKHUHTXHVWHGGDWDRUE\WHUPLQDWLQJWKHUHTXHVWE\DVVHUWLQJSTOP#ZLWKLQWKHWDUJHWLQLWLDOODWHQF\UHTXLUHPHQW
+RVWEXVEULGJHVDUHJUDQWHGDQDGGLWLRQDOFORFNVWRDPD[LPXPRIFORFNVWRFRPSOHWHWKHLQLWLDOGDWDSKDVHZKHQWKHDFFHVVKLWVDPRGLILHGOLQHLQDFDFKH+RZHYHUWKHKRVWEXVEULGJHFDQQHYHUH[FHHGFORFNVRQDQ\LQLWLDOGDWDSKDVH
Revision 2.2
76
,QPRVWGHVLJQVWKHLQLWLDOGDWDSKDVHODWHQF\LVNQRZQZKHQWKHGHYLFHLVGHVLJQHG,IWKHWLPHUHTXLUHGWRFRPSOHWHWKHLQLWLDOGDWDSKDVHZLOOQRUPDOO\H[FHHGWKHPD[LPXPWDUJHWLQLWLDOODWHQF\VSHFLILFDWLRQWKHGHYLFHPXVWWHUPLQDWHWKHWUDQVDFWLRQZLWK5HWU\DVVRRQDVSRVVLEOHDQGH[HFXWHWKHWUDQVDFWLRQDVD'HOD\HG7UDQVDFWLRQ
,QWKHXQXVXDOFDVHLQZKLFKWKHLQLWLDOGDWDSKDVHODWHQF\FDQQRWEHGHWHUPLQHGLQDGYDQFHWKHWDUJHWLVDOORZHGWRLPSOHPHQWDFRXQWHUWKDWFDXVHVWKHWDUJHWWRDVVHUWSTOP#DQGWREHJLQH[HFXWLRQRIWKHWUDQVDFWLRQDVD'HOD\HG7UDQVDFWLRQRQRUEHIRUHWKHVL[WHHQWKFORFNLITRDY#LVQRWDVVHUWHGVRRQHU$WDUJHWGHYLFHWKDWZDLWVIRUDQLQLWLDOGDWDSKDVHODWHQF\FRXQWHUWRH[SLUHSULRUWREHJLQQLQJD'HOD\HG7UDQVDFWLRQUHGXFHV3&,EDQGZLGWKDYDLODEOHWRRWKHUDJHQWVDQGOLPLWVWUDQVDFWLRQHIILFLHQF\7KHUHIRUHWKLVEHKDYLRULVVWURQJO\GLVFRXUDJHG
Implementation Note: Working with Older Targets that Violate theTarget Initial Latency Specification
$OOQHZWDUJHWGHYLFHVPXVWDGKHUHWRWKHFORFNLQLWLDOODWHQF\UHTXLUHPHQWH[FHSWDVQRWHGDERYH+RZHYHUDQHZPDVWHUVKRXOGQRWGHSHQGRQWDUJHWVPHHWLQJWKHFORFNPD[LPXPLQLWLDODFFHVVODWHQF\IRUIXQFWLRQDORSHUDWLRQLQWKHQHDUWHUPEXWPXVWIXQFWLRQQRUPDOO\DOEHLWZLWKUHGXFHGSHUIRUPDQFHVLQFHV\VWHPVDQGGHYLFHVZHUHGHVLJQHGDQGEXLOWDJDLQVWDQHDUOLHUYHUVLRQRIWKLVVSHFLILFDWLRQDQGPD\QRWPHHWWKHQHZUHTXLUHPHQWV1HZGHYLFHVVKRXOGZRUNZLWKH[LVWLQJGHYLFHV
7KUHHRSWLRQVDUHJLYHQWRWDUJHWVWRPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWV0RVWWDUJHWVZLOOXVHHLWKHU2SWLRQRU2SWLRQ7KRVHGHYLFHVXQDEOHWRXVH2SWLRQRU2SWLRQDUHUHTXLUHGWRXVH2SWLRQ
2SWLRQLVIRUDGHYLFHWKDWDOZD\VWUDQVIHUVGDWDDVVHUWVTRDY#ZLWKLQFORFNVIURPWKHDVVHUWLRQRIFRAME#
1RWH7KHPDMRULW\RI,2FRQWUROOHUVEXLOWSULRUWRUHYLVLRQRIWKLVVSHFLILFDWLRQZLOOPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWVXVLQJ2SWLRQ,QWKLVFDVHWKHWDUJHWDOZD\VDVVHUWVTRDY#WRFRPSOHWHWKHLQLWLDOGDWDSKDVHRIWKHWUDQVDFWLRQZLWKLQFORFNVRIWKHDVVHUWLRQRIFRAME#
2SWLRQLVIRUGHYLFHVWKDWQRUPDOO\WUDQVIHUGDWDZLWKLQFORFNVEXWXQGHUVRPHVSHFLILFFRQGLWLRQVZLOOH[FHHGWKHLQLWLDOODWHQF\UHTXLUHPHQW8QGHUWKHVHFRQGLWLRQVWKHGHYLFHWHUPLQDWHVWKHDFFHVVZLWK5HWU\ZLWKLQFORFNVIURPWKHDVVHUWLRQRIFRAME#
)RUGHYLFHVWKDWFDQQRWXVH2SWLRQDVPDOOPRGLILFDWLRQPD\EHUHTXLUHGWRPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWVDVGHVFULEHGE\2SWLRQ7KLVRSWLRQLVXVHGE\DWDUJHWWKDWFDQQRUPDOO\FRPSOHWHWKHLQLWLDOGDWDSKDVHZLWKLQFORFNVVDPHDV2SWLRQEXWRFFDVLRQDOO\ZLOOWDNHORQJHUDQGXVHVWKHDVVHUWLRQRISTOP#WRPHHWWKHLQLWLDOODWHQF\UHTXLUHPHQW,WWKHQEHFRPHVWKHUHVSRQVLELOLW\RIWKHPDVWHUWRDWWHPSWWKHWUDQVDFWLRQDJDLQDWDODWHUWLPH$WDUJHWLVSHUPLWWHGWRGRWKLVRQO\ZKHQWKHUHLVDKLJKSUREDELOLW\WKHWDUJHWZLOOEHDEOHWRFRPSOHWHWKHWUDQVDFWLRQZKHQWKHPDVWHUUHSHDWVWKHUHTXHVWRWKHUZLVHWKHWDUJHWPXVWXVH2SWLRQ
Revision 2.2
77
Implementation Note: An Example of Option 2
&RQVLGHUDVLPSOHJUDSKLFGHYLFHWKDWQRUPDOO\UHVSRQGVWRDUHTXHVWZLWKLQFORFNVEXWXQGHUVSHFLDOFRQGLWLRQVVXFKDVUHIUHVKLQJWKHVFUHHQWKHLQWHUQDOEXVLV³EXV\´DQGSUHYHQWVGDWDIURPWUDQVIHUULQJ,QWKLVFDVHWKHWDUJHWWHUPLQDWHVWKHDFFHVVZLWK5HWU\NQRZLQJWKHPDVWHUZLOOUHSHDWWKHWUDQVDFWLRQDQGWKHWDUJHWZLOOPRVWOLNHO\EHDEOHWRFRPSOHWHWKHWUDQVIHUWKHQ
7KHGHYLFHFRXOGKDYHDQLQWHUQDOVLJQDOWKDWLQGLFDWHVWRWKHEXVLQWHUIDFHXQLWWKDWWKHLQWHUQDOEXVLVEXV\DQGGDWDFDQQRWEHWUDQVIHUUHGDWWKLVWLPH7KLVDOORZVWKHGHYLFHWRFODLPWKHDFFHVVDVVHUWVDEVSEL#DQGLPPHGLDWHO\WHUPLQDWHWKHDFFHVVZLWK5HWU\%\GRLQJWKLVLQVWHDGRIWHUPLQDWLQJWKHWUDQVDFWLRQFORFNVDIWHUWKHDVVHUWLRQRIFRAME#RWKHUDJHQWVFDQXVHWKHEXV
2SWLRQLVIRUDGHYLFHWKDWIUHTXHQWO\FDQQRWWUDQVIHUGDWDZLWKLQFORFNV7KLVRSWLRQUHTXLUHVWKHGHYLFHWRXVH'HOD\HG7UDQVDFWLRQVZKLFKDUHGLVFXVVHGLQGHWDLOLQ6HFWLRQ
7KRVHGHYLFHVWKDWFDQQRWPHHWWKHUHTXLUHPHQWVRI2SWLRQRUDUHUHTXLUHGWRXVH2SWLRQ7KLVRSWLRQLVXVHGE\GHYLFHVWKDWXQGHUQRUPDOFRQGLWLRQVFDQQRWFRPSOHWHWKHWUDQVDFWLRQZLWKLQWKHLQLWLDOODWHQF\UHTXLUHPHQWV$QH[DPSOHFRXOGEHDQ,2FRQWUROOHUWKDWKDVVHYHUDOLQWHUQDOIXQFWLRQVFRQWHQGLQJZLWKWKH3&,LQWHUIDFHWRDFFHVVDQLQWHUQDOUHVRXUFH$QRWKHUH[DPSOHFRXOGEHDGHYLFHWKDWDFWVOLNHDEULGJHWRDQRWKHUGHYLFHRUEXVZKHUHWKHLQLWLDOODWHQF\WRFRPSOHWHWKHDFFHVVPD\EHJUHDWHUWKDQFORFNV7KHPRVWFRPPRQW\SHVRIEULGJHVDUHKRVWEXVEULGJHVVWDQGDUGH[SDQVLRQEXVEULGJHVDQG3&,WR3&,EULGJHV
Implementation Note: Using More Than One Option to Meet InitialLatency
$FRPELQDWLRQRIWKHGLIIHUHQWRSWLRQVPD\EHXVHGEDVHGRQWKHDFFHVVODWHQF\RIDSDUWLFXODUGHYLFH)RUH[DPSOHDJUDSKLFVFRQWUROOHUPD\PHHWWKHLQLWLDOODWHQF\UHTXLUHPHQWVXVLQJ2SWLRQZKHQDFFHVVLQJFRQILJXUDWLRQRULQWHUQDO,2RUPHPRU\PDSSHGUHJLVWHUV+RZHYHULWPD\EHUHTXLUHGWRXVH2SWLRQRULQVRPHFDVHV2SWLRQZKHQDFFHVVLQJWKHIUDPHEXIIHU
3.5.1.2. Target Subsequent Latency
7DUJHWVXEVHTXHQWODWHQF\LVWKHQXPEHURIFORFNVIURPWKHDVVHUWLRQRIIRDY#DQGTRDY#IRURQHGDWDSKDVHWRWKHDVVHUWLRQRITRDY#RUSTOP#IRUWKHQH[WGDWDSKDVHLQDEXUVWWUDQVIHU7KHWDUJHWLVUHTXLUHGWRFRPSOHWHDVXEVHTXHQWGDWDSKDVHZLWKLQHLJKWFORFNVIURPWKHFRPSOHWLRQRIWKHSUHYLRXVGDWDSKDVH7KLVUHTXLUHVWKHWDUJHWWRFRPSOHWHWKHGDWDSKDVHHLWKHUE\WUDQVIHUULQJGDWDTRDY#DVVHUWHGE\GRLQJWDUJHW'LVFRQQHFWZLWKRXWGDWDSTOP#DVVHUWHGTRDY#GHDVVHUWHGRUE\GRLQJ7DUJHW$ERUWSTOP#DVVHUWHGDEVSEL#GHDVVHUWHGZLWKLQWKHWDUJHWVXEVHTXHQWODWHQF\UHTXLUHPHQW
,QPRVWGHVLJQVWKHODWHQF\WRFRPSOHWHDVXEVHTXHQWGDWDSKDVHLVNQRZQZKHQWKHGHYLFHLVEHLQJGHVLJQHG,QWKLVFDVHWKHWDUJHWPXVWPDQLSXODWHTRDY#DQGSTOP#VRDVWRHQGWKHWUDQVDFWLRQVXEVHTXHQWGDWDSKDVHXSRQFRPSOHWLRQRIGDWDSKDVH1ZKHUH1 LILQFUHPHQWDOODWHQF\WRGDWDSKDVH1LVJUHDWHUWKDQHLJKWFORFNV)RUH[DPSOHDVVXPHD3&,PDVWHUUHDGIURPDQH[SDQVLRQEXVWDNHVDPLQLPXPRIFORFNVWRFRPSOHWHHDFKGDWDSKDVH$SSO\LQJWKHUXOHIRU1 WKHLQFUHPHQWDOODWHQF\WRGDWDSKDVHLVFORFNVWKXVWKHWDUJHWPXVWWHUPLQDWHXSRQFRPSOHWLRQRI
Revision 2.2
78
GDWDSKDVHLHDWDUJHWWKLVVORZPXVWEUHDNDWWHPSWHGEXUVWVRQGDWDSKDVHERXQGDULHV
)RUGHVLJQVZKHUHWKHODWHQF\WRFRPSOHWHDVXEVHTXHQWGDWDSKDVHFDQQRWEHGHWHUPLQHGLQDGYDQFHWKHWDUJHWLVDOORZHGWRLPSOHPHQWDFRXQWHUWKDWFDXVHVWKHWDUJHWWRDVVHUWSTOP#EHIRUHRUGXULQJWKHHLJKWKFORFNLITRDY#LVQRWDVVHUWHG,ITRDY#LVDVVHUWHGEHIRUHWKHFRXQWH[SLUHVWKHFRXQWHULVUHVHWDQGWKHWDUJHWFRQWLQXHVWKHWUDQVDFWLRQ
3.5.2. Master Data Latency
0DVWHUGDWDODWHQF\LVWKHQXPEHURIFORFNVWKHPDVWHUWDNHVWRDVVHUWIRDY#LQGLFDWLQJLWLVUHDG\WRWUDQVIHUGDWD$OOPDVWHUVDUHUHTXLUHGWRDVVHUWIRDY#ZLWKLQHLJKWFORFNVRIWKHDVVHUWLRQRIFRAME#RQWKHLQLWLDOGDWDSKDVHDQGZLWKLQHLJKWFORFNVRQDOOVXEVHTXHQWGDWDSKDVHV*HQHUDOO\LQWKHILUVWGDWDSKDVHRIDWUDQVDFWLRQWKHUHLVQRUHDVRQIRUDPDVWHUWRGHOD\WKHDVVHUWLRQRIIRDY#PRUHWKDQRQHRUWZRFORFNVIRUDZULWHWUDQVDFWLRQ7KHPDVWHUVKRXOGQHYHUGHOD\WKHDVVHUWLRQRIIRDY#RQDUHDGWUDQVDFWLRQ,IWKHPDVWHUKDVQREXIIHUDYDLODEOHWRVWRUHWKHUHDGGDWDLWVKRXOGGHOD\UHTXHVWLQJXVHRIWKHEXVXQWLODEXIIHULVDYDLODEOH2QDZULWHWUDQVDFWLRQWKHPDVWHUVKRXOGKDYHWKHGDWDDYDLODEOHEHIRUHUHTXHVWLQJWKHEXVWRWUDQVIHUWKHGDWD'DWDWUDQVIHUVRQ3&,VKRXOGEHGRQHDVUHJLVWHUWRUHJLVWHUWUDQVIHUVWRPD[LPL]HSHUIRUPDQFH
3.5.3. Memory Write Maximum Completion Time Limit
$WDUJHWPD\IURPWLPHWRWLPHWHUPLQDWHDPHPRU\ZULWHWUDQVDFWLRQZLWK5HWU\ZKLOHWHPSRUDU\LQWHUQDOFRQIOLFWVDUHEHLQJUHVROYHGIRUH[DPSOHZKHQDOOWKHPHPRU\ZULWHGDWDEXIIHUVDUHIXOORUGXULQJDYLGHRVFUHHQUHIUHVK+RZHYHUDWDUJHWLVQRWSHUPLWWHGWRWHUPLQDWHPHPRU\ZULWHWUDQVDFWLRQVZLWK5HWU\LQGHILQLWHO\
$IWHUDWDUJHWWHUPLQDWHVDPHPRU\ZULWHWUDQVDFWLRQZLWK5HWU\LWLVUHTXLUHGWREHUHDG\WRFRPSOHWHDWOHDVWRQHGDWDSKDVHRIDPHPRU\ZULWHZLWKLQDVSHFLILHGQXPEHURI3&,FORFNF\FOHVIURPWKHILUVW5HWU\WHUPLQDWLRQ7KLVVSHFLILHGQXPEHURIFORFNF\FOHVLVFORFNVIRUV\VWHPVUXQQLQJDW0+]RUVORZHUDQGFORFNVIRUV\VWHPVUXQQLQJDW0+]7KLVWLPHOLPLWZKLFKWUDQVODWHVWRPLFURVHFRQGVDWPD[LPXPIUHTXHQFLHV0+]DQG0+]LVFDOOHGWKH0D[LPXP&RPSOHWLRQ7LPH,IDWDUJHWLVSUHVHQWHGZLWKPXOWLSOHPHPRU\ZULWHUHTXHVWVWKH0D[LPXP&RPSOHWLRQ7LPHLVPHDVXUHGIURPWKHWLPHWKHILUVWPHPRU\ZULWHWUDQVDFWLRQLVWHUPLQDWHGZLWK5HWU\XQWLOWKHWLPHWKHILUVWGDWDSKDVHRIDQ\PHPRU\ZULWHWRWKHWDUJHWLVFRPSOHWHGZLWKVRPHWKLQJRWKHUWKDQ5HWU\2QFHDQRQ5HWU\WHUPLQDWLRQKDVRFFXUUHGWKH0D[LPXP&RPSOHWLRQ7LPHOLPLWVWDUWVRYHUDJDLQZLWKWKHQH[W5HWU\WHUPLQDWLRQ
7KHDFWXDOWLPHWKDWWKHGDWDSKDVHFRPSOHWHVZLOODOVRGHSHQGXSRQZKHQWKHPDVWHUUHSHDWVWKHWUDQVDFWLRQ7DUJHWVPXVWEHGHVLJQHGWRPHHWWKH0D[LPXP&RPSOHWLRQ7LPHUHTXLUHPHQWVDVVXPLQJWKHPDVWHUZLOOUHSHDWWKHPHPRU\ZULWHWUDQVDFWLRQSUHFLVHO\DWWKHOLPLWRIWKH0D[LPXP&RPSOHWLRQ7LPH
Revision 2.2
79
Implementation Note: Meeting Maximum Completion Time Limit byRestricting Use of the Device
6RPHWDUJHWKDUGZDUHGHVLJQVPD\QRWEHDEOHWRSURFHVVHYHU\PHPRU\ZULWHWUDQVDFWLRQZLWKLQWKH0D[LPXP&RPSOHWLRQ7LPH$QH[DPSOHLVZULWLQJWRDFRPPDQGTXHXHZKHUHFRPPDQGVFDQWDNHORQJHUWKDQWKH0D[LPXP&RPSOHWLRQ7LPHWRFRPSOHWH6XEVHTXHQWZULWHVWRVXFKDWDUJHWZKHQLWLVFXUUHQWO\SURFHVVLQJDSUHYLRXVZULWHFRXOGH[SHULHQFHFRPSOHWLRQWLPHVWKDWDUHORQJHUWKDQWKH0D[LPXP&RPSOHWLRQ7LPH'HYLFHVWKDWWDNHORQJHUWKDQWKH0D[LPXP&RPSOHWLRQ7LPHWRSURFHVVVRPHPHPRU\ZULWHWUDQVDFWLRQPXVWUHVWULFWWKHXVDJHRIWKHGHYLFHWRSUHYHQWZULWHWUDQVDFWLRQVZKHQWKHGHYLFHFDQQRWFRPSOHWHWKHPZLWKLQWKH0D[LPXP&RPSOHWLRQ7LPH7KLVLVW\SLFDOO\GRQHE\WKHGHYLFHGULYHUDQGLVDFFRPSOLVKHGE\OLPLWLQJWKHUDWHDWZKLFKPHPRU\ZULWHVDUHLVVXHGWRWKHGHYLFHRUE\UHDGLQJWKHGHYLFHWRGHWHUPLQHWKDWDEXIIHULVDYDLODEOHEHIRUHWKHZULWHWUDQVDFWLRQLVLVVXHG
%ULGJHGHYLFHV%DVH&ODVV [DUHH[HPSWIURPWKH0D[LPXP&RPSOHWLRQ7LPHUHTXLUHPHQWIRUDQ\UHTXHVWVWKDWPRYHGDWDDFURVVWKHEULGJH%ULGJHGHYLFHVPXVWIROORZWKH0D[LPXP&RPSOHWLRQ7LPHUHTXLUHPHQWIRUWUDQVDFWLRQVWKDWDGGUHVVORFDWLRQVZLWKLQRUDVVRFLDWHGZLWKWKHEULGJH
7KH0D[LPXP&RPSOHWLRQ7LPHUHTXLUHPHQWLVQRWLQHIIHFWGXULQJGHYLFHLQLWLDOL]DWLRQWLPHZKLFKLVGHILQHGDVWKH3&,FORFNVLPPHGLDWHO\IROORZLQJWKHGHDVVHUWLRQRIRST#
(YHQWKRXJKWDUJHWVDUHUHTXLUHGWRFRPSOHWHPHPRU\ZULWHWUDQVDFWLRQVZLWKLQWKH0D[LPXP&RPSOHWLRQ7LPHPDVWHUVFDQQRWUHO\RQPHPRU\ZULWHWUDQVDFWLRQVFRPSOHWLQJZLWKLQWKLVWLPH$WUDQVDFWLRQPD\IORZWKURXJKD3&,WR3&,EULGJHRUEHRQHRIPXOWLSOHWUDQVDFWLRQVWRDWDUJHW,QERWKRIWKHVHFDVHVWKHDFWXDOFRPSOHWLRQWLPHPD\H[FHHGWKHQRUPDOOLPLW
3.5.4. Arbitration Latency
$UELWUDWLRQODWHQF\LVWKHQXPEHURIFORFNVIURPZKHQDPDVWHUDVVHUWVLWVREQ#XQWLOWKHEXVUHDFKHVDQ,GOHVWDWHDQGWKHPDVWHU¶VGNT#LVDVVHUWHG,QDOLJKWO\ORDGHGV\VWHPDUELWUDWLRQODWHQF\ZLOOJHQHUDOO\MXVWEHWKHWLPHIRUWKHEXVDUELWHUWRDVVHUWWKHPDVWHU¶VGNT#,IDWUDQVDFWLRQLVLQSURJUHVVZKHQWKHPDVWHU¶VGNT#LVDVVHUWHGWKHPDVWHUPXVWZDLWWKHDGGLWLRQDOWLPHIRUWKHFXUUHQWWUDQVDFWLRQWRFRPSOHWH
7KHWRWDODUELWUDWLRQODWHQF\IRUDPDVWHULVDIXQFWLRQRIKRZPDQ\RWKHUPDVWHUVDUHJUDQWHGWKHEXVEHIRUHLWDQGKRZORQJHDFKRQHNHHSVWKHEXV7KHQXPEHURIRWKHUPDVWHUVJUDQWHGWKHEXVLVGHWHUPLQHGE\WKHEXVDUELWHUDVGLVFXVVHGLQ6HFWLRQ(DFKPDVWHU¶VWHQXUHRQWKHEXVLVOLPLWHGE\LWVPDVWHU/DWHQF\7LPHUZKHQLWVGNT#KDVEHHQGHDVVHUWHG
Revision 2.2
80
7KHPDVWHU/DWHQF\7LPHULVDSURJUDPPDEOHWLPHULQHDFKPDVWHU¶V&RQILJXUDWLRQ6SDFHUHIHUWR6HFWLRQ,WLVUHTXLUHGIRUHDFKPDVWHUZKLFKLVFDSDEOHRIEXUVWLQJPRUHWKDQWZRGDWDSKDVHV(DFKPDVWHUV/DWHQF\7LPHULVFOHDUHGDQGVXVSHQGHGZKHQHYHULWLVQRWDVVHUWLQJFRAME#:KHQDPDVWHUDVVHUWVFRAME#LWHQDEOHVLWV/DWHQF\7LPHUWRFRXQW7KHPDVWHU¶VEHKDYLRUXSRQH[SLUDWLRQRIWKH/DWHQF\7LPHUGHSHQGVRQZKDWFRPPDQGLVEHLQJXVHGDQGWKHVWDWHRIFRAME#DQGGNT#ZKHQWKH/DWHQF\7LPHUH[SLUHV
• ,IWKHPDVWHUGHDVVHUWVFRAME#SULRUWRRURQWKHVDPHFORFNWKDWWKHFRXQWHUH[SLUHVWKH/DWHQF\7LPHULVPHDQLQJOHVV7KHF\FOHWHUPLQDWHVDVLWQRUPDOO\ZRXOGZKHQWKHFXUUHQWGDWDSKDVHFRPSOHWHV
• ,IFRAME#LVDVVHUWHGZKHQWKH/DWHQF\7LPHUH[SLUHVDQGWKHFRPPDQGLVQRW0HPRU\:ULWHDQG,QYDOLGDWHWKHPDVWHUPXVWLQLWLDWHWUDQVDFWLRQWHUPLQDWLRQZKHQGNT#LVGHDVVHUWHGIROORZLQJWKHUXOHVGHVFULEHGLQ6HFWLRQ,QWKLVFDVHWKHPDVWHUKDVFRPPLWWHGWRWKHWDUJHWWKDWLWZLOOFRPSOHWHWKHFXUUHQWGDWDSKDVHDQGRQHPRUHWKHILQDOGDWDSKDVHLVLQGLFDWHGZKHQFRAME#LVGHDVVHUWHG
• ,IFRAME#LVDVVHUWHGZKHQWKH/DWHQF\7LPHUH[SLUHVWKHFRPPDQGLV0HPRU\:ULWHDQG,QYDOLGDWHDQGWKHFXUUHQWGDWDSKDVHLVQRWWUDQVIHUULQJWKHODVW':25'RIWKHFXUUHQWFDFKHOLQHZKHQGNT#LVGHDVVHUWHGWKHPDVWHUPXVWWHUPLQDWHWKHWUDQVDFWLRQDWWKHHQGRIWKHFXUUHQWFDFKHOLQHRUZKHQSTOP#LVDVVHUWHG
• ,IFRAME#LVDVVHUWHGZKHQWKH/DWHQF\7LPHUH[SLUHVWKHFRPPDQGLV0HPRU\:ULWHDQG,QYDOLGDWHDQGWKHFXUUHQWGDWDSKDVHLVWUDQVIHUULQJWKHODVW':25'RIWKHFXUUHQWFDFKHOLQHZKHQGNT#LVGHDVVHUWHGWKHPDVWHUPXVWWHUPLQDWHWKHWUDQVDFWLRQDWWKHHQGRIWKHQH[WFDFKHOLQH7KLVLVUHTXLUHGVLQFHWKHPDVWHUFRPPLWWHGWRWKHWDUJHWDWOHDVWRQHPRUHGDWDSKDVHZKLFKZRXOGEHWKHEHJLQQLQJRIWKHQH[WFDFKHOLQHZKLFKLWPXVWFRPSOHWHXQOHVVSTOP#LVDVVHUWHG
,QHVVHQFHWKHYDOXHSURJUDPPHGLQWRWKH/DWHQF\7LPHUUHSUHVHQWVDPLQLPXPJXDUDQWHHGQXPEHURIFORFNVDOORWWHGWRWKHPDVWHUDIWHUZKLFKLWPXVWVXUUHQGHUWHQXUHDVVRRQDVSRVVLEOHDIWHULWVGNT#LVGHDVVHUWHG7KHDFWXDOGXUDWLRQRIDWUDQVDFWLRQDVVXPLQJLWVGNT#LVGHDVVHUWHGFDQEHIURPDPLQLPXPRIWKH/DWHQF\7LPHUYDOXHSOXVRQHFORFNWRDPD[LPXPRIWKH/DWHQF\7LPHUYDOXHSOXVWKHQXPEHURIFORFNVUHTXLUHGWRFRPSOHWHDQHQWLUHFDFKHOLQHWUDQVIHUXQOHVVWKHWDUJHWDVVHUWVSTOP#
3.5.4.1. Bandwidth and Latency Considerations
In PCI systems, there is a tradeoff between the desire to achieve low latency and thedesire to achieve high bandwidth (throughput). High throughput is achieved by allowingdevices to use long burst transfers. Low latency is achieved by reducing the maximumburst transfer length. The following discussion is provided (for a 32-bit bus) to illustratethis tradeoff.
A given PCI bus master introduces latency on PCI each time it uses the PCI bus to do atransaction. This latency is a function of the behavior of both the master and the targetdevice during the transaction as well as the state of the master’s GNT# signal. The buscommand used, transaction burst length, master data latency for each data phase, and theLatency Timer are the primary parameters which control the master’s behavior. The buscommand used, target latency, and target subsequent latency are the primary parameterswhich control the target’s behavior.
Revision 2.2
81
A master is required to assert its IRDY# within eight clocks for any given data phase(initial and subsequent). For the first data phase, a target is required to assert its TRDY#or STOP# within 16 clocks from the assertion of FRAME# (unless the access hits amodified cacheline in which case 32 clocks are allowed for host bus bridges). For allsubsequent data phases in a burst transfer, the target must assert its TRDY# or STOP#within eight clocks. If the effects of the Latency Timer are ignored, it is astraightforward exercise to develop equations for the worst case latencies that a PCI busmaster can introduce from these specification requirements.
latency_max (clocks) = 32 + 8 * (n-1) if a modified cacheline is hit
(for a host bus bridge only)
or = 16 + 8 * (n-1) if not a modified cacheline
where n is the total number of data transfers in the transaction
However, it is more useful to consider transactions that exhibit typical behavior. PCI isdesigned so that data transfers between a bus master and a target occur as register toregister transfers. Therefore, bus masters typically do not insert wait states since theyonly request transactions when they are prepared to transfer data. Targets typically havean initial access latency less than the 16 (32 for modified cacheline hit for host busbridge) clock maximum allowed. Once targets begin transferring data (complete theirfirst data phase), they are typically able to sustain burst transfers at full rate (one clockper data phase) until the transaction is either completed by the master or the target’sbuffers are filled or are temporarily empty. The target can use the target Disconnectprotocol to terminate the burst transaction early when its buffers fill or temporarilyempty during the transaction. Using these more realistic considerations, the worst caselatency equations can be modified to give a typical latency (assuming that the target’sinitial data phase latency is eight clocks) again ignoring the effects of the Latency Timer.
ODWHQF\BW\SLFDOFORFNV Q
,IDPDVWHUZHUHDOORZHGWREXUVWLQGHILQLWHO\ZLWKDWDUJHWZKLFKFRXOGDEVRUERUVRXUFHWKHGDWDLQGHILQLWHO\WKHQWKHUHZRXOGEHQRXSSHUERXQGRQWKHODWHQF\ZKLFKDPDVWHUFRXOGLQWURGXFHLQWRD3&,V\VWHP+RZHYHUWKHPDVWHU/DWHQF\7LPHUSURYLGHVDPHFKDQLVPWRFRQVWUDLQDPDVWHUVWHQXUHRQWKHEXVZKHQRWKHUEXVPDVWHUVQHHGWRXVHWKHEXV
,QHIIHFWWKH/DWHQF\7LPHUFRQWUROVWKHWUDGHRIIEHWZHHQKLJKWKURXJKSXWKLJKHU/DWHQF\7LPHUYDOXHVDQGORZODWHQF\ORZHU/DWHQF\7LPHUYDOXHV7DEOHVKRZVWKHODWHQF\IRUGLIIHUHQWEXUVWOHQJWKWUDQVIHUVXVLQJWKHIROORZLQJDVVXPSWLRQV• 7KHLQLWLDOODWHQF\LQWURGXFHGE\WKHPDVWHURUWDUJHWLVHLJKWFORFNV• 7KHUHLVQRODWHQF\RQVXEVHTXHQWGDWDSKDVHVIRDY#DQGTRDY#DUHDOZD\V
DVVHUWHG• 7KHQXPEHURIGDWDSKDVHVDUHSRZHUVRIWZREHFDXVHWKHVHDUHHDV\WRFRUUHODWHWR
FDFKHOLQHVL]HV• 7KH/DWHQF\7LPHUYDOXHVZHUHFKRVHQWRH[SLUHGXULQJWKHQH[WWRODVWGDWDSKDVH
ZKLFKDOORZVWKHPDVWHUWRFRPSOHWHWKHFRUUHFWQXPEHURIGDWDSKDVHV
)RUH[DPSOHZLWKD/DWHQF\7LPHURIDQGDWDUJHWLQLWLDOODWHQF\RIWKH/DWHQF\7LPHUH[SLUHVGXULQJWKHVHYHQWKGDWDSKDVH7KHWUDQVDFWLRQFRPSOHWHVZLWKWKHHLJKWKGDWDSKDVH
Revision 2.2
82
7DEOH/DWHQF\IRU'LIIHUHQW%XUVW/HQJWK7UDQVIHUV
DataPhases
BytesTransferred
TotalClocks
Latency Timer(clocks)
Bandwidth(MB/s)
Latency(ms)
8 32 16 14 60 .48
16 64 24 22 80 .72
32 128 40 38 96 1.20
64 256 72 70 107 2.16
Data Phases Number of data phases completed during transaction
Bytes Transferred Total number of bytes transferred during transaction (assuming
32-bit transfers)
Total Clocks Total number of clocks used to complete the transfer
total_clocks = 8 + (n-1) + 1 (Idle time on bus)
Latency Timer Latency Timer value in clocks such that the Latency Timer
expires in next to last data phase
latency_timer = total_clocks - 2
Bandwidth Calculated bandwidth in MB/s
bandwidth = bytes_transferred / (total clocks * 30 ns)
Latency Latency in microseconds introduced by transaction
latency = total clocks * 30 ns
Table 3-4 clearly shows that as the burst length increases, the amount of data transferredincreases. Note: The amount of data doubles between each row in the table, while thelatency increases by less than double. The amount of data transferred between the firstrow and the last row increases by a factor of 8, while the latency increases by a factor of4.5. The longer the transaction (more data phases), the more efficiently the bus is beingused. However, this increase in efficiency comes at the expense of larger buffers.
3.5.4.2. Determining Arbitration Latency
$UELWUDWLRQODWHQF\LVWKHQXPEHURIFORFNVDPDVWHUPXVWZDLWDIWHUDVVHUWLQJLWVREQ#EHIRUHLWFDQEHJLQDWUDQVDFWLRQ7KLVQXPEHULVDIXQFWLRQRIWKHDUELWUDWLRQDOJRULWKPRIWKHV\VWHPLHWKHVHTXHQFHLQZKLFKPDVWHUVDUHJLYHQDFFHVVWRWKHEXVDQGWKHYDOXHRIWKH/DWHQF\7LPHURIHDFKPDVWHU6LQFHWKHVHIDFWRUVZLOOYDU\IURPV\VWHPWRV\VWHPWKHEHVWDQLQGLYLGXDOPDVWHUFDQGRLVWRSLFNDFRQILJXUDWLRQWKDWLVFRQVLGHUHGWKHW\SLFDOFDVHDQGDSSO\WKHODWHQF\GLVFXVVLRQWRLWWRGHWHUPLQHWKHODWHQF\DGHYLFHZLOOH[SHULHQFH
Revision 2.2
83
$UELWUDWLRQODWHQF\LVDOVRDIIHFWHGE\WKHORDGLQJRIWKHV\VWHPDQGKRZHIILFLHQWWKHEXVLVEHLQJXVHG7KHIROORZLQJWZRH[DPSOHVLOOXVWUDWHDOLJKWO\DQGKHDYLO\ORDGHGV\VWHPZKHUHWKHEXV3&,LVELW7KHOLJKWO\ORDGHGH[DPSOHLVWKHPRUHW\SLFDOFDVHRIV\VWHPVWRGD\ZKLOHWKHVHFRQGLVPRUHRIDWKHRUHWLFDOPD[LPXP
/LJKWO\/RDGHG6\VWHP
)RUWKLVH[DPSOHDVVXPHWKDWQRRWKHUREQ#VDUHDVVHUWHGDQGWKHEXVLVHLWKHULQWKH,GOHVWDWHRUWKDWDPDVWHULVFXUUHQWO\XVLQJWKHEXV6LQFHQRRWKHUREQ#VDUHDVVHUWHGDVVRRQDV$JHQW$¶VREQ#LVDVVHUWHGWKHDUELWHUZLOODVVHUWLWVGNT#RQWKHQH[WHYDOXDWLRQRIWKHREQ#OLQHV,QWKLVFDVH$JHQW$¶VGNT# ZLOOEHDVVHUWHGZLWKLQDIHZFORFNV$JHQW$JDLQVDFFHVVWRWKHEXVZKHQWKHEXVLVLQWKH,GOHVWDWHDVVXPLQJLWVGNT#LVVWLOODFWLYH
+HDYLO\/RDGHG6\VWHP
7KLVH[DPSOHZLOOXVHWKHDUELWHUGHVFULEHGLQWKHLPSOHPHQWDWLRQQRWHLQ6HFWLRQ$VVXPHWKDWDOODJHQWVKDYHWKHLUREQ#OLQHVDVVHUWHGDQGDOOZDQWWRWUDQVIHUPRUHGDWDWKDQWKHLU/DWHQF\7LPHUVDOORZ7RVWDUWWKHVHTXHQFHDVVXPHWKDWWKHQH[WEXVPDVWHULV$JHQW$RQOHYHODQG$JHQW;RQOHYHO,QWKLVH[DPSOH$JHQW$KDVDYHU\VPDOOQXPEHURIFORFNVEHIRUHLWJDLQVDFFHVVWRWKHEXVZKLOH$JHQW=KDVWKHODUJHVWQXPEHU,QWKLVH[DPSOH$JHQWV$DQG%HDFKJHWDWXUQEHIRUHDQ$JHQWDW/HYHO7KHUHIRUH$JHQWV$DQG%HDFKJHWWKUHHWXUQVRQWKHEXVDQG$JHQWV;DQG<HDFKJHWRQHWXUQEHIRUH$JHQW=JHWVDWXUQ$UELWUDWLRQODWHQF\LQWKLVH[DPSOHFDQEHDVVKRUWDVDIHZFORFNVIRU$JHQW$RUDVVXPLQJD/DWHQF\7LPHURIFORFNVDVORQJDVFORFNVPDVWHUV FORFNVPDVWHUIRU$JHQW=-XVWWRNHHSWKLVLQSHUVSHFWLYHWKHKHDYLO\ORDGHGV\VWHPLVFRQVWDQWO\PRYLQJDERXW0%VRIGDWDDVVXPLQJWDUJHWLQLWLDOODWHQF\RIHLJKWFORFNVDQGWDUJHWVXEVHTXHQWODWHQF\RIRQHFORFN
$VVHHQLQWKHH[DPSOHDPDVWHUH[SHULHQFHVLWVPD[LPXPDUELWUDWLRQODWHQF\ZKHQDOOWKHRWKHUPDVWHUVXVHWKHEXVXSWRWKHOLPLWVRIWKHLU/DWHQF\7LPHUV7KHSUREDELOLW\RIWKLVKDSSHQLQJLQFUHDVHVDVWKHORDGLQJRIWKHEXVLQFUHDVHV,QDOLJKWO\ORDGHGV\VWHPIHZHUPDVWHUVZLOOQHHGWRXVHWKHEXVRUZLOOXVHLWOHVVWKDQWKHLU/DWHQF\7LPHUZRXOGDOORZWKXVDOORZLQJTXLFNHUDFFHVVE\WKHRWKHUPDVWHUV
+RZHIILFLHQWO\HDFKDJHQWXVHVWKHEXVZLOODOVRDIIHFWDYHUDJHDUELWUDWLRQODWHQFLHV7KHPRUHZDLWVWDWHVDPDVWHURUWDUJHWLQVHUWVRQHDFKWUDQVDFWLRQWKHORQJHUHDFKWUDQVDFWLRQZLOOWDNHWKXVLQFUHDVLQJWKHSUREDELOLW\WKDWHDFKPDVWHUZLOOXVHWKHEXVXSWRWKHOLPLWRILWV/DWHQF\7LPHU
Revision 2.2
84
7KHIROORZLQJH[DPSOHVLOOXVWUDWHWKHLPSDFWRQDUELWUDWLRQODWHQF\DVWKHHIILFLHQF\RIWKHEXVJRHVGRZQGXHWRZDLWVWDWHVEHLQJLQVHUWHG,QERWKH[DPSOHVWKHV\VWHPKDVDVLQJOHDUELWUDWLRQOHYHOWKH/DWHQF\7LPHULVVHWWRDQGWKHUHDUHILYHPDVWHUVWKDWKDYHGDWDWRPRYH$/DWHQF\7LPHURIDOORZVHDFKPDVWHUWRPRYHDE\WHFDFKHOLQHLILQLWLDOODWHQF\LVRQO\HLJKWFORFNVDQGVXEVHTXHQWODWHQF\LVRQHFORFN7KHKLJKEXVHIILFLHQF\H[DPSOHLOOXVWUDWHVWKDWWKHLPSDFWRQDUELWUDWLRQODWHQF\LVVPDOOZKHQWKHEXVLVEHLQJXVHGHIILFLHQWO\
6\VWHPZLWK+LJK%XV(IILFLHQF\
,QWKLVH[DPSOHHDFKPDVWHULVDEOHWRPRYHDQHQWLUHE\WHFDFKHOLQHEHIRUHLWVUHVSHFWLYH/DWHQF\7LPHUH[SLUHV7KLVH[DPSOHDVVXPHVWKDWHDFKPDVWHULVUHDG\WRWUDQVIHUDQRWKHUFDFKHOLQHMXVWDIWHULWFRPSOHWHVLWVFXUUHQWWUDQVDFWLRQ,QWKLVH[DPSOHWKH/DWHQF\7LPHUKDVQRDIIHFW,WWDNHVWKHPDVWHU
>LGOHFORFNLQLWLDOTRDY#FORFNVVXEVHTXHQWTRDY#FORFNV@ QVFORFN QV
WRFRPSOHWHHDFKFDFKHOLQHWUDQVIHU
,IDOOILYHPDVWHUVXVHWKHVDPHQXPEHURIFORFNVWKHQHDFKPDVWHUZLOOKDYHWRZDLWIRUWKHRWKHUIRXURU
QVPDVWHU RWKHUPDVWHUV µV
EHWZHHQDFFHVVHV(DFKPDVWHUPRYHVGDWDDWDERXW0%V
7KH/RZ%XV(IILFLHQF\H[DPSOHLOOXVWUDWHVWKHLPSDFWRQDUELWUDWLRQODWHQF\DVDUHVXOWRIWKHEXVEHLQJXVHGLQHIILFLHQWO\7KHILUVWHIIHFWLVWKDWWKH/DWHQF\7LPHUH[SLUHV7KHVHFRQGHIIHFWLVWKDWLVWDNHVWZRWUDQVDFWLRQVWRFRPSOHWHDVLQJOHFDFKHOLQHWUDQVIHUZKLFKFDXVHVWKHORDGLQJWRLQFUHDVH
6\VWHPZLWK/RZ%XV(IILFLHQF\
7KLVH[DPSOHNHHSVWKHWDUJHWLQLWLDOODWHQF\WKHVDPHEXWLQFUHDVHVWKHVXEVHTXHQWODWHQF\PDVWHURUWDUJHWLQGXFHGIURPWR,QWKLVH[DPSOHWKH/DWHQF\7LPHUZLOOH[SLUHEHIRUHWKHPDVWHUKDVWUDQVIHUUHGWKHIXOOE\WHFDFKHOLQH:KHQWKH/DWHQF\7LPHUH[SLUHVGNT#LVGHDVVHUWHGDQGFRAME#LVDVVHUWHGWKHPDVWHUPXVWVWRSWKHWUDQVDFWLRQSUHPDWXUHO\DQGFRPSOHWHVWKHILQDOWZRGDWDSKDVHVLWKDVFRPPLWWHGWRFRPSOHWHXQOHVVD0:,FRPPDQGLQZKLFKFDVHLWFRPSOHWHVWKHFXUUHQWFDFKHOLQH(DFKPDVWHU¶VWHQXUHRQWKHEXVZRXOGEH
>LGOHFORFN/DWHQF\7LPHUFORFNV VXEVHTXHQWTRDY#FORFNV@ QVFORFN QV
DQGHDFKPDVWHUKDVWRZDLW
QVPDVWHU RWKHUPDVWHUV µV
EHWZHHQDFFHVVHV+RZHYHUWKHPDVWHURQO\WRRNVOLJKWO\PRUHWLPHWKDQWKH+LJK%XV(IILFLHQF\H[DPSOHEXWRQO\FRPSOHWHGQLQHGDWDSKDVHVE\WHVMXVWRYHUKDOIDFDFKHOLQHLQVWHDGRIGDWDSKDVHV(DFKPDVWHUPRYHVGDWDDWRQO\DERXW0%V
7KHDUELWUDWLRQODWHQF\LQWKH/RZ%XV(IILFLHQF\H[DPSOHLVµVLQVWHDGRIµVDVLQWKH+LJK%XV(IILFLHQF\H[DPSOHEXWLWWRRNWKHPDVWHUWZRWUDQVDFWLRQVWRFRPSOHWHWKHWUDQVIHURIDVLQJOHFDFKHOLQH7KLVGRXEOHGWKHORDGLQJRIWKHV\VWHPZLWKRXWLQFUHDVLQJ
Revision 2.2
85
WKHGDWDWKURXJKSXW7KLVUHVXOWHGIURPVLPSO\DGGLQJDVLQJOHZDLWVWDWHWRHDFKGDWDSKDVH
$OVRQRWHWKDWWKHDERYHGHVFULSWLRQDVVXPHVWKDWDOOILYHPDVWHUVDUHLQWKHVDPHDUELWUDWLRQOHYHO:KHQDPDVWHULVLQDORZHUDUELWUDWLRQOHYHORUUHVLGHVEHKLQGD3&,WR3&,EULGJHLWZLOOH[SHULHQFHORQJHUODWHQFLHVEHWZHHQDFFHVVHVZKHQWKHSULPDU\3&,EXVLVLQXVH
7KHPD[LPXPOLPLWVRIDWDUJHWDQGPDVWHUGDWDODWHQF\LQWKLVVSHFLILFDWLRQDUHSURYLGHGIRULQVWDQWDQHRXVFRQGLWLRQVZKLOHWKHUHFRPPHQGDWLRQVDUHXVHGIRUQRUPDOEHKDYLRU$QH[DPSOHRIDQLQVWDQWDQHRXVFRQGLWLRQLVZKHQWKHGHYLFHLVXQDEOHWRFRQWLQXHFRPSOHWLQJDGDWDSKDVHRQHDFKFORFN5DWKHUWKDQVWRSSLQJWKHWUDQVIHULQWURGXFLQJWKHRYHUKHDGRIUHDUELWUDWLRQDQGWDUJHWLQLWLDOODWHQF\WKHWDUJHWZRXOGLQVHUWDFRXSOHRIZDLWVWDWHVDQGFRQWLQXHWKHEXUVWE\FRPSOHWLQJDGDWDSKDVHRQHDFKFORFN7KHPD[LPXPOLPLWVDUHQRWLQWHQGHGWREHXVHGRQHYHU\GDWDSKDVHEXWUDWKHURQWKRVHUDUHRFFDVLRQVZKHQGDWDLVWHPSRUDULO\XQDEOHWRWUDQVIHU
7KHIROORZLQJGLVFXVVLRQDVVXPHVWKDWGHYLFHVDUHFRPSOLDQWZLWKWKHVSHFLILFDWLRQDQGKDYHEHHQGHVLJQHGWRPLQLPL]HWKHLULPSDFWRQWKHEXV)RUH[DPSOHDPDVWHULVUHTXLUHGWRDVVHUWIRDY#ZLWKLQHLJKWFORFNVIRUDOOGDWDSKDVHVKRZHYHULWLVUHFRPPHQGHGWKDWLWDVVHUWIRDY#ZLWKLQRQHRUWZRFORFNV
([DPSOHRID6\VWHP
7KHIROORZLQJV\VWHPFRQILJXUDWLRQDQGWKHEDQGZLGWKHDFKGHYLFHUHTXLUHVDUHJHQHURXVDQGH[FHHGWKHQHHGVRIFXUUHQWLPSOHPHQWDWLRQV7KHV\VWHPWKDWZLOOEHXVHGIRUDGLVFXVVLRQDERXWODWHQF\LVDZRUNVWDWLRQFRPSULVHGRI
+RVWEXVEULGJHZLWKLQWHJUDWHGPHPRU\FRQWUROOHU*UDSKLFVGHYLFH9*$DQGHQKDQFHGJUDSKLFV)UDPHJUDEEHUIRUYLGHRFRQIHUHQFLQJ/$1FRQQHFWLRQ'LVNDVLQJOHVSLQGOH,'(RU6&6,6WDQGDUGH[SDQVLRQEXVEULGJH3&,WR,6$$3&,WR3&,EULGJHIRUSURYLGLQJPRUHWKDQWKUHHDGGLQVORWV
7KHJUDSKLFVFRQWUROOHULVFDSDEOHRIVLQNLQJ0%V7KLVDVVXPHVWKDWWKHKRVWEXVEULGJHJHQHUDWHV0%VDQGWKHIUDPHJUDEEHUJHQHUDWHV0%V
7KH/$1FRQWUROOHUUHTXLUHVRQO\DERXW0%V0ERQDYHUDJHZRUNVWDWLRQUHTXLUHPHQWVDQGLVW\SLFDOO\PXFKOHVV
7KHGLVNFRQWUROOHUFDQPRYHDERXW0%V
7KHVWDQGDUGH[SDQVLRQEXVSURYLGHVDFRVWHIIHFWLYHZD\RIFRQQHFWLQJVWDQGDUG,2FRQWUROOHUVLHNH\ERDUGPRXVHVHULDOSDUDOOHOSRUWVHWFDQGPDVWHUVRQWKLVEXVSODFHDPD[LPXPRIDERXW0%VDJJUHJDWHSOXVRYHUKHDGRQ3&,DQGZLOOGHFUHDVHLQIXWXUHV\VWHPV
7KH3&,WR3&,EULGJHLQDQGRILWVHOIGRHVQRWXVH3&,EDQGZLGWKEXWDSODFHKROGHURI0%VLVDOORFDWHGIRUGHYLFHVWKDWUHVLGHEHKLQGLW
7KHWRWDOEDQGZLGWKQHHGVRIWKHV\VWHPLVDERXW0%VLIDOOGHYLFHVZDQWWRXVHWKHEXVDWWKHVDPHWLPH
Revision 2.2
86
7RVKRZWKDWWKHEXVFDQKDQGOHDOOWKHGHYLFHVWKHVHEDQGZLGWKQXPEHUVZLOOEHXVHGLQWKHIROORZLQJGLVFXVVLRQ7KHSUREDELOLW\RIDOOGHYLFHVUHTXLULQJXVHRIWKHEXVDWWKHVDPHWLPHLVH[WUHPHO\ORZDQGWKHW\SLFDOODWHQF\ZLOOEHPXFKORZHUWKDQWKHZRUVWFDVHVQXPEHUGLVFXVVHG)RUWKLVGLVFXVVLRQWKHW\SLFDOQXPEHUVXVHGDUHDWDVWHDG\VWDWHFRQGLWLRQZKHUHWKHV\VWHPKDVEHHQRSHUDWLQJIRUDZKLOHDQGQRWDOOGHYLFHVUHTXLUHDFFHVVWRWKHEXVDWWKHVDPHWLPH
Table 3-5 lists the requirements of each device in the target system and how manytransactions each device must complete to sustain its bandwidth requirements within10 µs time slices.
7KHILUVWFROXPQLGHQWLILHVWKHGHYLFHJHQHUDWLQJWKHGDWDWUDQVIHU
7KHVHFRQGFROXPQLVWKHWRWDOEDQGZLGWKWKHGHYLFHQHHGV
7KHWKLUGFROXPQLVWKHDSSUR[LPDWHQXPEHURIE\WHVWKDWQHHGWREHWUDQVIHUUHGGXULQJWKLVµVWLPHVOLFH
7KHIRXUWKFROXPQLVWKHDPRXQWRIWLPHUHTXLUHGWRPRYHWKHGDWD
The last column indicates how many different transactions that are required to movethe data. This assumes that the entire transfer cannot be completed as a singletransaction.
7DEOH([DPSOH6\VWHP
Device Bandwidth(MB/s)
Bytes/10 ms Time Used(ms)
Number ofTransactions
per Slice
Notes
Graphics 50 500 6.15 10 1
LAN 4 40 0.54 1 2
Disk 5 50 0.63 1 3
ISA bridge 4 40 0.78 2 4
PCI-to PCIbridge
9 90 1.17 2 5
Total 72 720 9.27 16
Notes:
1. Graphics is a combination of host bus bridge and frame grabber writing data to the frame buffer.The host moves 300 bytes using five transactions with 15 data phases each, assuming eightclocks of target initial latency. The frame grabber moves 200 bytes using five transactions with10 data phases each, assuming eight clocks of target initial latency.
2. The LAN uses a single transaction with 10 data phases with eight clocks of target initial latency.
3. The disk uses a single transaction with 13 data phases with eight clocks of target initial latency.
4. The ISA bridge uses two transactions with five data phases each with eight clocks of target initiallatency.
5. The PCI-to-PCI bridge uses two transactions. One transaction is similar to the LAN and thesecond is similar to the disk requirements.
Revision 2.2
87
,IWKHWDUJHWHGV\VWHPRQO\QHHGVIXOOPRWLRQYLGHRRUDIUDPHJUDEEHUEXWQRWERWKWKHQUHSODFHWKH*UDSKLFVURZLQ7DEOHZLWKWKHDSSURSULDWHURZLQ7DEOH,QHLWKHUFDVHWKHWRWDOEDQGZLGWKUHTXLUHGRQ3&,LVUHGXFHG
7DEOH)UDPH*UDEEHURU)XOO0RWLRQ9LGHR([DPSOH
Device Bandwidth(MB/s)
Bytes/10 ms Time Used(ms)
Number ofTransactions
per Slice
Notes
Hostwriting tothe framebuffer
40 400 4.2 5 1
Framegrabber
20 200 3.7 5 2
Notes
1. The host uses five transactions with 20 data phases each, assuming eight clocks of target initiallatency.
2. The frame grabber uses five transactions with 10 data phases each, assuming eight clocks oftarget initial latency.
7KHWRWDOVIRU7DEOHLQGLFDWHWKDWZLWKLQDµVZLQGRZDOOWKHGHYLFHVOLVWHGLQWKHWDEOHPRYHWKHGDWDWKH\UHTXLUHGIRUWKDWWLPHVOLFH,QDUHDOV\VWHPQRWDOOGHYLFHVQHHGWRPRYHGDWDDOOWKHWLPH%XWWKH\PD\EHDEOHWRPRYHPRUHGDWDLQDVLQJOHWUDQVDFWLRQ:KHQGHYLFHVPRYHGDWDPRUHHIILFLHQWO\WKHODWHQF\HDFKGHYLFHH[SHULHQFHVLVUHGXFHG
,IWKHDERYHV\VWHPVXSSRUWHGWKHDUELWHULOOXVWUDWHGLQWKH6\VWHP$UELWUDWLRQ$OJRULWKP,PSOHPHQWDWLRQ1RWHUHIHUWR6HFWLRQWKHIUDPHJUDEEHURUJUDSKLFVGHYLFHZKHQLWLVDPDVWHUDQGWKH3&,WR3&,EULGJHZRXOGEHSXWLQWKHKLJKHVWOHYHO$OORWKHUGHYLFHVZRXOGEHSXWLQWKHORZHUOHYHOLHOHYHOWZR7DEOHVKRZVWKDWLIDOOGHYLFHVSURYLGHµVRIEXIIHULQJWKH\ZRXOGQRWH[SHULHQFHXQGHUUXQVRURYHUUXQV+RZHYHUIRUGHYLFHVWKDWPRYHODUJHEORFNVRIGDWDDQGDUHJHQHUDOO\JLYHQKLJKHUSULRULW\LQDV\VWHPWKHQDODWHQF\RIµVLVUHDVRQDEOH:KHQRQO\WZRDJHQWVDUHDWWKHKLJKHVWOHYHOHDFKH[SHULHQFHVDERXWµVRIGHOD\EHWZHHQWUDQVDFWLRQV7KHWDEOHDVVXPHVWKDWWKHWDUJHWLVDEOHWRFRQVXPHDOOGDWDDVDVLQJOHWUDQVDFWLRQ
3.5.4.3. Determining Buffer Requirements
(DFKGHYLFHWKDWLQWHUIDFHVWRWKHEXVQHHGVEXIIHULQJWRPDWFKWKHUDWHWKHGHYLFHSURGXFHVRUFRQVXPHVGDWDZLWKWKHUDWHWKDWLWFDQPRYHGDWDDFURVVWKHEXV7KHVL]HRIEXIIHULQJFDQEHGHWHUPLQHGE\VHYHUDOIDFWRUVEDVHGRQWKHIXQFWLRQDOLW\RIWKHGHYLFHDQGWKHUDWHDWZKLFKLWKDQGOHVGDWD$VGLVFXVVHGLQWKHSUHYLRXVVHFWLRQWKHDUELWUDWLRQODWHQF\DPDVWHUH[SHULHQFHVDQGKRZHIILFLHQWO\GDWDLVWUDQVIHUUHGRQWKHEXVZLOODIIHFWWKHDPRXQWRIEXIIHULQJDGHYLFHUHTXLUHV
,QVRPHFDVHVDVPDOODPRXQWRIEXIIHULQJLVUHTXLUHGWRKDQGOHHUURUVZKLOHPRUHEXIIHULQJPD\JLYHEHWWHUEXVXWLOL]DWLRQ)RUGHYLFHVZKLFKGRQRWXVHWKHEXVYHU\PXFKGHYLFHVZKLFKUDUHO\UHTXLUHPRUHWKDQ0%VLWLVUHFRPPHQGHGWKDWDPLQLPXPRIIRXU':25'VRIEXIIHULQJEHVXSSRUWHGWRHQVXUHWKDWWUDQVDFWLRQVRQWKHEXVDUHGRQHZLWKUHDVRQDEOHHIILFLHQF\0RYLQJGDWDDVHQWLUHFDFKHOLQHVLVWKHSUHIHUUHGWUDQVIHUVL]H7UDQVDFWLRQVOHVVWKDQIRXU':25'VLQOHQJWKDUHLQHIILFLHQW
Revision 2.2
88
DQGZDVWHEXVEDQGZLGWK)RUGHYLFHVZKLFKXVHWKHEXVDORWGHYLFHVZKLFKIUHTXHQWO\UHTXLUHPRUHWKDQ0%VLWLVUHFRPPHQGHGWKDWDPLQLPXPRI':25'VRIEXIIHULQJEHVXSSRUWHGWRHQVXUHWKDWWUDQVDFWLRQVRQWKHEXVDUHGRQHHIILFLHQWO\'HYLFHVWKDWGRQRWXVHWKHEXVHIILFLHQWO\ZLOOKDYHDQHJDWLYHLPSDFWRQV\VWHPSHUIRUPDQFHDQGDODUJHULPSDFWRQIXWXUHV\VWHPV
:KLOHWKHVHUHFRPPHQGDWLRQVDUHPLQLPXPVWKHUHDODPRXQWRIEXIIHULQJDGHYLFHQHHGVLVGLUHFWO\SURSRUWLRQDOWRWKHGLIILFXOW\UHTXLUHGWRUHFRYHUIURPDQXQGHUUXQRURYHUUXQ)RUH[DPSOHDGLVNFRQWUROOHUZRXOGSURYLGHVXIILFLHQWEXIIHULQJWRPRYHGDWDHIILFLHQWO\DFURVV3&,EXWZRXOGSURYLGHQRDGGLWLRQDOEXIIHULQJIRUXQGHUUXQVDQGRYHUUXQVVLQFHWKH\ZLOOQRWRFFXU:KHQGDWDLVQRWDYDLODEOHWRZULWHWRWKHGLVNWKHFRQWUROOHUZRXOGMXVWZDLWXQWLOGDWDLVDYDLODEOH)RUUHDGVZKHQDEXIIHULVQRWDYDLODEOHLWVLPSO\GRHVQRWDFFHSWDQ\QHZGDWD
$IUDPHJUDEEHUPXVWHPSW\LWVEXIIHUVEHIRUHQHZGDWDDUULYHVRUGDWDLVGHVWUR\HG)RUV\VWHPVWKDWUHTXLUHJRRGYLGHRSHUIRUPDQFHWKHV\VWHPGHVLJQHUQHHGVWRSURYLGHDZD\IRUWKDWDJHQWWREHJLYHQVXIILFLHQWEXVEDQGZLGWKWRSUHYHQWGDWDFRUUXSWLRQ7KLVFDQEHDFFRPSOLVKHGE\SURYLGLQJDQDUELWHUWKDWKDVGLIIHUHQWOHYHOVDQGRUDGMXVWLQJWKH/DWHQF\7LPHURIRWKHUPDVWHUVWROLPLWWKHLUWHQXUHRQWKHEXV
7KHNH\IRUIXWXUHV\VWHPVLVWRKDYHDOOGHYLFHVXVHWKHEXVDVHIILFLHQWO\DVSRVVLEOH7KLVPHDQVWRPRYHDVPXFKGDWDDVSRVVLEOHSUHIHUDEO\VHYHUDOFDFKHOLQHVLQWKHVPDOOHVWQXPEHURIFORFNVSUHIHUDEO\RQHFORFNVXEVHTXHQWODWHQF\$VGHYLFHVGRWKLVWKHHQWLUHV\VWHPH[SHULHQFHVJUHDWHUWKURXJKSXWDQGORZHUODWHQFLHV/RZHUODWHQFLHVDOORZVPDOOHUEXIIHUVWREHSURYLGHGLQLQGLYLGXDOGHYLFHV)XWXUHEHQFKPDUNVZLOODOORZV\VWHPGHVLJQHUVWRGLVWLQJXLVKEHWZHHQGHYLFHVWKDWXVHWKHEXVHIILFLHQWO\DQGWKRVHWKDWGRQRW7KRVHWKDWGRZLOOHQDEOHV\VWHPVWREHEXLOWWKDWPHHWWKHGHPDQGVRIPXOWLPHGLDV\VWHPV
3.6. Other Bus Operations
3.6.1. Device Selection
DEVSEL#LVGULYHQE\WKHWDUJHWRIWKHFXUUHQWWUDQVDFWLRQDVVKRZQLQ)LJXUHWRLQGLFDWHWKDWLWLVUHVSRQGLQJWRWKHWUDQVDFWLRQDEVSEL#PD\EHGULYHQRQHWZRRUWKUHHFORFNVIROORZLQJWKHDGGUHVVSKDVH(DFKWDUJHWLQGLFDWHVWKHDEVSEL#WLPLQJLWXVHVLQLWV&RQILJXUDWLRQ6SDFH6WDWXVUHJLVWHUGHVFULEHGLQ6HFWLRQDEVSEL#PXVWEHDVVHUWHGZLWKRUSULRUWRWKHHGJHDWZKLFKWKHWDUJHWHQDEOHVLWVTRDY#STOP#DQGGDWDLIDUHDGWUDQVDFWLRQ,QRWKHUZRUGVDWDUJHWPXVWDVVHUWDEVSEL#FODLPWKHWUDQVDFWLRQEHIRUHRUFRLQFLGHQWZLWKVLJQDOLQJDQ\RWKHUWDUJHWUHVSRQVH2QFHDEVSEL#KDVEHHQDVVHUWHGLWFDQQRWEHGHDVVHUWHGXQWLOWKHODVWGDWDSKDVHKDVFRPSOHWHGH[FHSWWRVLJQDO7DUJHW$ERUW5HIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
Revision 2.2
89
TRDY#
DEVSEL#
IRDY#
CLK
NO RESPONSE
ACKNOWLEDGEFAST MED SLOW SUB
FRAME#
1 2 3 4 5 6 7 8
)LJXUHDEVSEL# $VVHUWLRQ
,IQRDJHQWDVVHUWVDEVSEL#ZLWKLQWKUHHFORFNVRIFRAME#WKHDJHQWGRLQJVXEWUDFWLYHGHFRGHPD\FODLPDQGDVVHUWDEVSEL#,IWKHV\VWHPGRHVQRWKDYHDVXEWUDFWLYHGHFRGHDJHQWWKHPDVWHUQHYHUVHHVDEVSEL#DVVHUWHGDQGWHUPLQDWHVWKHWUDQVDFWLRQSHUWKH0DVWHU$ERUWPHFKDQLVPUHIHUWR6HFWLRQ
$WDUJHWPXVWGRDIXOOGHFRGHEHIRUHGULYLQJDVVHUWLQJDEVSEL#RUDQ\RWKHUWDUJHWUHVSRQVHVLJQDO,WLVLOOHJDOWRGULYHDEVSEL#SULRUWRDFRPSOHWHGHFRGHDQGWKHQOHWWKHGHFRGHFRPELQDWLRQDOO\UHVROYHRQWKHEXV7KLVFRXOGFDXVHFRQWHQWLRQ$WDUJHWPXVWTXDOLI\WKHADOLQHVZLWKFRAME#EHIRUHDEVSEL#FDQEHDVVHUWHGRQFRPPDQGVRWKHUWKDQFRQILJXUDWLRQ$WDUJHWPXVWTXDOLI\IDSELZLWKFRAME#DQGAD[1::0]EHIRUHDEVSEL#FDQEHDVVHUWHGRQDFRQILJXUDWLRQFRPPDQG
,WLVH[SHFWHGWKDWPRVWSHUKDSVDOOWDUJHWGHYLFHVZLOOEHDEOHWRFRPSOHWHDGHFRGHDQGDVVHUWDEVSEL#ZLWKLQRQHRUWZRFORFNVRIFRAME#EHLQJDVVHUWHGIDVWDQGPHGLXPLQWKHILJXUH
$FFRUGLQJO\WKHVXEWUDFWLYHGHFRGHDJHQWPD\SURYLGHDQRSWLRQDOGHYLFHGHSHQGHQWFRQILJXUDWLRQUHJLVWHUWKDWFDQEHSURJUDPPHGWRSXOOLQE\RQHRUWZRFORFNVWKHHGJHDWZKLFKLWDVVHUWVDEVSEL#DOORZLQJIDVWHUDFFHVVWRWKHH[SDQVLRQEXV8VHRIVXFKDQRSWLRQLVOLPLWHGE\WKHVORZHVWSRVLWLYHGHFRGHDJHQWRQWKHEXV
,IWKHILUVWE\WHDGGUHVVHGE\WKHWUDQVDFWLRQPDSVLQWRWKHWDUJHWVDGGUHVVUDQJHLWDVVHUWVDEVSEL#WRFODLPWKHDFFHVV%XWLIWKHPDVWHUDWWHPSWVWRFRQWLQXHWKHEXUVWWUDQVDFWLRQDFURVVWKHUHVRXUFHERXQGDU\WKHWDUJHWLVUHTXLUHGWRVLJQDO'LVFRQQHFW
:KHQDWDUJHWFODLPVDQ,2DFFHVVDQGWKHE\WHHQDEOHVLQGLFDWHRQHRUPRUHE\WHVRIWKHDFFHVVDUHRXWVLGHWKHWDUJHWVDGGUHVVUDQJHLWPXVWVLJQDO7DUJHW$ERUW5HIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ7RGHDOZLWKWKLVW\SHRI,2DFFHVVSUREOHPDVXEWUDFWLYHGHFRGHGHYLFHH[SDQVLRQEXVEULGJHPD\GRRQHRIWKHIROORZLQJ
• 'RSRVLWLYHGHFRGHE\LQFOXGLQJDE\WHPDSRQDGGUHVVHVIRUZKLFKGLIIHUHQWGHYLFHVVKDUHFRPPRQ':25'VDGGLWLRQDOO\XVLQJE\WHHQDEOHVWRGHWHFWWKLVSUREOHPDQGVLJQDO7DUJHW$ERUW
• 3DVVWKHIXOODFFHVVWRWKHH[SDQVLRQEXVZKHUHWKHSRUWLRQRIWKHDFFHVVWKDWFDQQRWEHVHUYLFHGZLOOTXLHWO\GURSRQWKHIORRU7KLVRFFXUVRQO\ZKHQWKHILUVWDGGUHVVHGWDUJHWUHVLGHVRQWKHH[SDQVLRQEXVDQGWKHRWKHULVRQ3&,
Revision 2.2
90
3.6.2. Special Cycle
7KH6SHFLDO&\FOHFRPPDQGSURYLGHVDVLPSOHPHVVDJHEURDGFDVWPHFKDQLVPRQ3&,,QDGGLWLRQWRFRPPXQLFDWLQJSURFHVVRUVWDWXVDVLVGRQHRQ,QWHOSURFHVVRUEXVHVLWPD\DOVREHXVHGIRUORJLFDOVLGHEDQGVLJQDOLQJEHWZHHQ3&,DJHQWVZKHQVXFKVLJQDOLQJGRHVQRWUHTXLUHWKHSUHFLVHWLPLQJRUV\QFKURQL]DWLRQRISK\VLFDOVLJQDOV
$JRRGSDUDGLJPIRUWKH6SHFLDO&\FOHFRPPDQGLVWKDWRID³ORJLFDOZLUH´ZKLFKRQO\VLJQDOVVLQJOHFORFNSXOVHVLHLWFDQEHXVHGWRVHWDQGUHVHWIOLSIORSVLQUHDOWLPHLPSO\LQJWKDWGHOLYHU\LVJXDUDQWHHG7KLVDOORZVWKHGHVLJQHUWRGHILQHQHFHVVDU\VLGHEDQGFRPPXQLFDWLRQZLWKRXWUHTXLULQJDGGLWLRQDOSLQV$VZLWKVLGHEDQGVLJQDOLQJLQJHQHUDOLPSOHPHQWDWLRQRI6SHFLDO&\FOHFRPPDQGVXSSRUWLVRSWLRQDO
7KH6SHFLDO&\FOHFRPPDQGFRQWDLQVQRH[SOLFLWGHVWLQDWLRQDGGUHVVEXWLVEURDGFDVWWRDOODJHQWVRQWKHVDPHEXVVHJPHQW(DFKUHFHLYLQJDJHQWPXVWGHWHUPLQHZKHWKHUWKHPHVVDJHLVDSSOLFDEOHWRLW3&,DJHQWVZLOOQHYHUDVVHUWDEVSEL#LQUHVSRQVHWRD6SHFLDO&\FOHFRPPDQG
1RWH6SHFLDO&\FOHFRPPDQGVGRQRWFURVV3&,WR3&,EULGJHV,IDPDVWHUGHVLUHVWRJHQHUDWHD6SHFLDO&\FOHFRPPDQGRQDVSHFLILFEXVLQWKHKLHUDUFK\LWPXVWXVHD7\SHFRQILJXUDWLRQZULWHFRPPDQGWRGRVR7\SHFRQILJXUDWLRQZULWHFRPPDQGVFDQWUDYHUVH3&,WR3&,EULGJHVLQERWKGLUHFWLRQVIRUWKHSXUSRVHRIJHQHUDWLQJ6SHFLDO&\FOHFRPPDQGVRQDQ\EXVLQWKHKLHUDUFK\DQGDUHUHVWULFWHGWRDVLQJOHGDWDSKDVHLQOHQJWK+RZHYHUWKHPDVWHUPXVWNQRZWKHVSHFLILFEXVRQZKLFKLWGHVLUHVWRJHQHUDWHWKH6SHFLDO&\FOHFRPPDQGDQGFDQQRWVLPSO\GRDEURDGFDVWWRRQHEXVDQGH[SHFWLWWRSURSDJDWHWRDOOEXVHV5HIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
$6SHFLDO&\FOHFRPPDQGPD\FRQWDLQRSWLRQDOPHVVDJHGHSHQGHQWGDWDZKLFKLVQRWLQWHUSUHWHGE\WKH3&,VHTXHQFHULWVHOIEXWLVSDVVHGDVQHFHVVDU\WRWKHKDUGZDUHDSSOLFDWLRQFRQQHFWHGWRWKH3&,VHTXHQFHU,QPRVWFDVHVH[SOLFLWO\DGGUHVVHGPHVVDJHVVKRXOGEHKDQGOHGLQRQHRIWKHWKUHHSK\VLFDODGGUHVVVSDFHVRQ3&,DQGQRWZLWKWKH6SHFLDO&\FOHFRPPDQG
8VLQJDPHVVDJHGHSHQGHQWGDWDILHOGFDQEUHDNWKHORJLFDOZLUHSDUDGLJPPHQWLRQHGDERYHDQGFUHDWHGHOLYHU\JXDUDQWHHSUREOHPV+RZHYHUVLQFHWDUJHWVRQO\DFFHSWPHVVDJHVWKH\UHFRJQL]HDQGXQGHUVWDQGWKHEXUGHQLVSODFHGRQWKHPWRIXOO\SURFHVVWKHPHVVDJHLQWKHPLQLPXPGHOLYHU\WLPHVL[EXVFORFNVRUWRSURYLGHDQ\QHFHVVDU\EXIIHULQJIRUPHVVDJHVWKH\DFFHSW1RUPDOO\WKLVEXIIHULQJLVOLPLWHGWRDVLQJOHIOLSIORS7KLVDOORZVGHOLYHU\WREHJXDUDQWHHG,QVRPHFDVHVLWPD\QRWEHSRVVLEOHWREXIIHURUSURFHVVDOOPHVVDJHVWKDWFRXOGEHUHFHLYHG,QWKLVFDVHWKHUHLVQRJXDUDQWHHRIGHOLYHU\
$6SHFLDO&\FOHFRPPDQGLVOLNHDQ\RWKHUEXVFRPPDQGZKHUHWKHUHLVDQDGGUHVVSKDVHDQGDGDWDSKDVH7KHDGGUHVVSKDVHVWDUWVOLNHDOORWKHUFRPPDQGVZLWKWKHDVVHUWLRQRIFRAME#DQGFRPSOHWHVOLNHDOORWKHUFRPPDQGVZKHQFRAME#DQGIRDY#DUHGHDVVHUWHG7KHXQLTXHQHVVRIWKLVFRPPDQGFRPSDUHGWRWKHRWKHUVLVWKDWQRDJHQWUHVSRQGVZLWKWKHDVVHUWLRQRIDEVSEL#DQGWKHWUDQVDFWLRQFRQFOXGHVZLWKD0DVWHU$ERUWWHUPLQDWLRQ0DVWHU$ERUWLVWKHQRUPDOWHUPLQDWLRQIRU6SHFLDO&\FOHWUDQVDFWLRQVDQGQRHUURUVDUHUHSRUWHGIRUWKLVFDVHRI0DVWHU$ERUWWHUPLQDWLRQ7KLVFRPPDQGLVEDVLFDOO\DEURDGFDVWWRDOODJHQWVDQGLQWHUHVWHGDJHQWVDFFHSWWKHFRPPDQGDQGSURFHVVWKHUHTXHVW
7KHDGGUHVVSKDVHFRQWDLQVQRYDOLGLQIRUPDWLRQRWKHUWKDQWKHFRPPDQGILHOG7KHUHLVQRH[SOLFLWDGGUHVVKRZHYHUAD[31::00]DUHGULYHQWRDVWDEOHOHYHODQGSDULW\LVJHQHUDWHG'XULQJWKHGDWDSKDVHAD[31::00]FRQWDLQWKHPHVVDJHW\SHDQGDQRSWLRQDO
Revision 2.2
91
GDWDILHOG7KHPHVVDJHLVHQFRGHGRQWKHOHDVWVLJQLILFDQWOLQHVQDPHO\AD[15::00]7KHRSWLRQDOGDWDILHOGLVHQFRGHGRQWKHPRVWVLJQLILFDQWOLQHVQDPHO\AD[31::16]DQGLVQRWUHTXLUHGRQDOOPHVVDJHV7KHPDVWHURID6SHFLDO&\FOHFRPPDQGFDQLQVHUWZDLWVWDWHVOLNHDQ\RWKHUFRPPDQGZKLOHWKHWDUJHWFDQQRWVLQFHQRWDUJHWFODLPHGWKHDFFHVVE\DVVHUWLQJDEVSEL#7KHPHVVDJHDQGDVVRFLDWHGGDWDDUHRQO\YDOLGRQWKHILUVWFORFNIRDY#LVDVVHUWHG7KHLQIRUPDWLRQFRQWDLQHGLQDQGWKHWLPLQJRIVXEVHTXHQWGDWDSKDVHVDUHPHVVDJHGHSHQGHQW:KHQWKHPDVWHULQVHUWVDZDLWVWDWHRUSHUIRUPVPXOWLSOHGDWDSKDVHVLWPXVWH[WHQGWKHWUDQVDFWLRQWRJLYHSRWHQWLDOWDUJHWVVXIILFLHQWWLPHWRSURFHVVWKHPHVVDJH7KLVPHDQVWKHPDVWHUPXVWJXDUDQWHHWKHDFFHVVZLOOQRWFRPSOHWHIRUDWOHDVWIRXUFORFNVPD\EHORQJHUDIWHUWKHODVWYDOLGGDWDFRPSOHWHV)RUH[DPSOHDPDVWHUNHHSVIRDY#GHDVVHUWHGIRUWZRFORFNVIRUDVLQJOHGDWDSKDVH6SHFLDO&\FOHFRPPDQG%HFDXVHWKHPDVWHULQVHUWHGZDLWVWDWHVWKHWUDQVDFWLRQFDQQRWEHWHUPLQDWHGZLWK0DVWHU$ERUWRQWKHILIWKFORFNDIWHUFRAME#WKHFORFNDIWHUVXEWUDFWLYHGHFRGHWLPHOLNHXVXDOEXWPXVWEHH[WHQGHGDWOHDVWDQDGGLWLRQDOWZRFORFNV:KHQWKHWUDQVDFWLRQKDVPXOWLSOHGDWDSKDVHVWKHPDVWHUFDQQRWWHUPLQDWHWKH6SHFLDO&\FOHFRPPDQGXQWLODWOHDVWIRXUFORFNVDIWHUWKHODVWYDOLGGDWDSKDVH1RWH7KHPHVVDJHW\SHRURSWLRQDOGDWDILHOGZLOOLQGLFDWHWRSRWHQWLDOWDUJHWVWKHDPRXQWRIGDWDWREHWUDQVIHUUHG7KHWDUJHWPXVWODWFKGDWDRQWKHILUVWFORFNIRDY#LVDVVHUWHGIRUHDFKSLHFHRIGDWDWUDQVIHUUHG
'XULQJWKHDGGUHVVSKDVHC/BE[3::0]# 6SHFLDO&\FOHFRPPDQGDQGAD[31::00]DUHGULYHQWRUDQGRPYDOXHVDQGPXVWEHLJQRUHG'XULQJWKHGDWDSKDVHC/BE[3::0]#DUHDVVHUWHGDQGAD[31::00]DUHDVIROORZV
AD[15::00]
AD[31::16]
Encoded message
Message dependent (optional) data field
7KH3&,EXVVHTXHQFHUVWDUWVWKLVFRPPDQGOLNHDOORWKHUVDQGWHUPLQDWHVLWZLWKD0DVWHU$ERUW7KHKDUGZDUHDSSOLFDWLRQSURYLGHVDOOWKHLQIRUPDWLRQOLNHDQ\RWKHUFRPPDQGDQGVWDUWVWKHEXVVHTXHQFHU:KHQWKHVHTXHQFHUUHSRUWVWKDWWKHDFFHVVWHUPLQDWHGZLWKD0DVWHU$ERUWWKHKDUGZDUHDSSOLFDWLRQNQRZVWKHDFFHVVFRPSOHWHG,QWKLVFDVHWKH5HFHLYHG0DVWHU$ERUWELWLQWKHFRQILJXUDWLRQ6WDWXVUHJLVWHU6HFWLRQPXVWQRWEHVHW7KHTXLFNHVWD6SHFLDO&\FOHFRPPDQGFDQFRPSOHWHLVILYHFORFNV2QHDGGLWLRQDOFORFNLVUHTXLUHGIRUWKHWXUQDURXQGF\FOHEHIRUHWKHQH[WDFFHVV7KHUHIRUHDWRWDORIVL[FORFNVLVUHTXLUHGIURPWKHEHJLQQLQJRID6SHFLDO&\FOHFRPPDQGWRWKHEHJLQQLQJRIDQRWKHUDFFHVV
7KHUHDUHDWRWDORI.PHVVDJHV7KHPHVVDJHHQFRGLQJVDUHGHILQHGDQGGHVFULEHGLQ$SSHQGL[$
3.6.3. Address/Data Stepping
7KHDELOLW\RIDQDJHQWWRVSUHDGDVVHUWLRQRITXDOLILHGVLJQDOVRYHUVHYHUDOFORFNVLVUHIHUUHGWRDVVWHSSLQJ7KLVQRWLRQDOORZVDQDJHQWZLWKZHDNRXWSXWEXIIHUVWRGULYHDVHWRIVLJQDOVWRDYDOLGVWDWHRYHUVHYHUDOFORFNVFRQWLQXRXVVWHSSLQJWKHUHE\UHGXFLQJWKHJURXQGFXUUHQWORDGJHQHUDWHGE\HDFKEXIIHU$QDOWHUQDWLYHDSSURDFKDOORZVDQDJHQWZLWKVWURQJRXWSXWEXIIHUVWRGULYHDVXEVHWRIWKHPRQHDFKRIVHYHUDOFORFNHGJHVXQWLOWKH\DUHDOOGULYHQGLVFUHWHVWHSSLQJWKHUHE\UHGXFLQJWKHQXPEHURIVLJQDOVWKDWPXVWEHVZLWFKHGVLPXOWDQHRXVO\$OODJHQWVPXVWEHDEOHWRKDQGOHDGGUHVVDQGGDWDVWHSSLQJZKLOHJHQHUDWLQJLWLVRSWLRQDO5HIHUWR6HFWLRQIRUFRQGLWLRQVDVVRFLDWHGZLWKLQGHWHUPLQDWHVLJQDOOHYHOVRQWKHULVLQJHGJHRICLK
Revision 2.2
92
(LWKHUFRQWLQXRXVRUGLVFUHWHVWHSSLQJDOORZVDQDJHQWWRWUDGHRIISHUIRUPDQFHIRUFRVWIHZHUSRZHUJURXQGSLQV:KHQXVLQJWKHFRQWLQXRXVVWHSSLQJDSSURDFKFDUHPXVWEHWDNHQWRDYRLGPXWXDOFRXSOLQJEHWZHHQFULWLFDOFRQWUROVLJQDOVWKDWPXVWEHVDPSOHGRQHDFKFORFNHGJHDQGWKHVWHSSHGVLJQDOVWKDWPD\EHWUDQVLWLRQLQJRQDFORFNHGJH3HUIRUPDQFHFULWLFDOSHULSKHUDOVVKRXOGDSSO\WKLVSHUPLVVLRQVSDULQJO\
6WHSSLQJLVRQO\SHUPLWWHGRQAD[31::00]AD[63::32]PARPAR64#IRUELWGDWDWUDQVIHUVEXWQRWIRUWKH'$&FRPPDQGDQGIDSELSLQVEHFDXVHWKH\DUHDOZD\VTXDOLILHGE\FRQWUROVLJQDOVLHWKHVHVLJQDOVDUHRQO\FRQVLGHUHGYDOLGRQFORFNHGJHVIRUZKLFKWKH\DUHTXDOLILHGADVDUHTXDOLILHGE\FRAME#LQDGGUHVVSKDVHVDQGE\IRDY#RUTRDY#LQGDWDSKDVHVGHSHQGLQJRQZKLFKGLUHFWLRQGDWDLVEHLQJWUDQVIHUUHGPARLVLPSOLFLWO\TXDOLILHGRQHDFKFORFNDIWHUZKLFKADZDVTXDOLILHGIDSELLVTXDOLILHGE\WKHFRPELQDWLRQRIFRAME#DQGDGHFRGHG7\SHFRQILJXUDWLRQFRPPDQG
)LJXUHLOOXVWUDWHVDPDVWHUGHOD\LQJWKHDVVHUWLRQRIFRAME#XQWLOLWKDVVXFFHVVIXOO\GULYHQDOOADOLQHV7KHPDVWHULVERWKSHUPLWWHGDQGUHTXLUHGWRGULYHADDQGC/BE#RQFHRZQHUVKLSKDVEHHQJUDQWHGDQGWKHEXVLVLQWKH,GOHVWDWH%XWLWPD\WDNHPXOWLSOHFORFNVWRGULYHDYDOLGDGGUHVVEHIRUHDVVHUWLQJFRAME#+RZHYHUE\GHOD\LQJDVVHUWLRQRIFRAME#WKHPDVWHUUXQVWKHULVNRIORVLQJLWVWXUQRQWKHEXV$VZLWKDQ\PDVWHUGNT#PXVWEHDVVHUWHGRQWKHULVLQJFORFNHGJHEHIRUHFRAME#LVDVVHUWHG,IGNT#ZHUHGHDVVHUWHGRQWKHFORFNHGJHVPDUNHG$WKHPDVWHULVUHTXLUHGWRLPPHGLDWHO\WULVWDWHLWVVLJQDOVEHFDXVHWKHDUELWHUKDVJUDQWHGWKHEXVWRDQRWKHUDJHQW7KHQHZPDVWHUZRXOGEHDWDKLJKHUSULRULW\OHYHO,IGNT#ZHUHGHDVVHUWHGRQWKHFORFNHGJHVPDUNHG%RU&FRAME#ZLOOKDYHDOUHDG\EHHQDVVHUWHGDQGWKHWUDQVDFWLRQFRQWLQXHV
FRAME#
CLK
AD
GNT#
IRDY#
ADDRESS DATA-0
A A CB
1 2 3 4 5 6 7 8 9
BUS CMD BE#'s-0C/BE#
)LJXUH$GGUHVV6WHSSLQJ
Revision 2.2
93
3.6.4. Interrupt Acknowledge
7KH3&,EXVVXSSRUWVDQ,QWHUUXSW$FNQRZOHGJHF\FOHDVVKRZQLQ)LJXUH7KLVILJXUHLOOXVWUDWHVDQ[,QWHUUXSW$FNQRZOHGJHF\FOHRQ3&,ZKHUHDVLQJOHE\WHHQDEOHLVDVVHUWHGDQGLVSUHVHQWHGRQO\DVDQH[DPSOH,QJHQHUDOWKHE\WHHQDEOHVGHWHUPLQHZKLFKE\WHVDUHLQYROYHGLQWKHWUDQVDFWLRQ'XULQJWKHDGGUHVVSKDVHAD[31::00]GRQRWFRQWDLQDYDOLGDGGUHVVEXWPXVWEHGULYHQZLWKVWDEOHGDWDPARLVYDOLGDQGSDULW\PD\EHFKHFNHG$Q,QWHUUXSW$FNQRZOHGJHWUDQVDFWLRQKDVQRDGGUHVVLQJPHFKDQLVPDQGLVLPSOLFLWO\WDUJHWHGWRWKHLQWHUUXSWFRQWUROOHULQWKHV\VWHP$VGHILQHGLQWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQWKH,QWHUUXSW$FNQRZOHGJHFRPPDQGLVQRWIRUZDUGHGWRDQRWKHU3&,VHJPHQW7KH,QWHUUXSW$FNQRZOHGJHF\FOHLVOLNHDQ\RWKHUWUDQVDFWLRQLQWKDWDEVSEL#PXVWEHDVVHUWHGRQHWZRRUWKUHHFORFNVDIWHUWKHDVVHUWLRQRIFRAME#IRUSRVLWLYHGHFRGHDQGPD\DOVREHVXEWUDFWLYHO\GHFRGHGE\DVWDQGDUGH[SDQVLRQEXVEULGJH:DLWVWDWHVFDQEHLQVHUWHGDQGWKHUHTXHVWFDQEHWHUPLQDWHGDVGLVFXVVHGLQ6HFWLRQ7KHYHFWRUPXVWEHUHWXUQHGZKHQTRDY#LVDVVHUWHG
FRAME#
CLK
TRDY#
IRDY#
AD
C/BE#
1 2 3 4 5
VECTOR
BE#'s (1110)INT-ACK
NOTVALID
)LJXUH,QWHUUXSW$FNQRZOHGJH&\FOH
8QOLNHWKHWUDGLWLRQDOGXDOF\FOHDFNQRZOHGJH3&,UXQVDVLQJOHF\FOHDFNQRZOHGJH&RQYHUVLRQIURPWKHSURFHVVRUVWZRF\FOHIRUPDWWRWKH3&,RQHF\FOHIRUPDWLVHDVLO\GRQHLQWKHEULGJHE\GLVFDUGLQJWKHILUVW,QWHUUXSW$FNQRZOHGJHUHTXHVWIURPWKHSURFHVVRU
3.7. Error Functions3&,SURYLGHVIRUSDULW\DQGRWKHUV\VWHPHUURUVWREHGHWHFWHGDQGUHSRUWHG$VLQJOHV\VWHPPD\LQFOXGHGHYLFHVWKDWKDYHQRLQWHUHVWLQHUURUVSDUWLFXODUO\SDULW\HUURUVDQGDJHQWVWKDWGHWHFWVLJQDODQGUHFRYHUIURPHUURUV3&,HUURUUHSRUWLQJDOORZVDJHQWVWKDWUHFRYHUIURPSDULW\HUURUVWRDYRLGDIIHFWLQJWKHRSHUDWLRQRIDJHQWVWKDWGRQRW7RDOORZWKLVUDQJHRIIOH[LELOLW\WKHJHQHUDWLRQRISDULW\LVUHTXLUHGRQDOOWUDQVDFWLRQVE\DOODJHQWV7KHGHWHFWLRQDQGUHSRUWLQJRIHUURUVLVJHQHUDOO\UHTXLUHGZLWKOLPLWHGH[FOXVLRQVIRUFHUWDLQFODVVHVRI3&,DJHQWVDVOLVWHGLQ6HFWLRQ
Revision 2.2
94
3.7.1. Parity Generation
3DULW\RQ3&,SURYLGHVDPHFKDQLVPWRGHWHUPLQHIRUHDFKWUDQVDFWLRQLIWKHPDVWHULVVXFFHVVIXOLQDGGUHVVLQJWKHGHVLUHGWDUJHWDQGLIGDWDWUDQVIHUVFRUUHFWO\EHWZHHQWKHP7RHQVXUHWKDWWKHFRUUHFWEXVRSHUDWLRQLVSHUIRUPHGWKHIRXUFRPPDQGOLQHVDUHLQFOXGHGLQWKHSDULW\FDOFXODWLRQ7RHQVXUHWKDWFRUUHFWGDWDLVWUDQVIHUUHGWKHIRXUE\WHHQDEOHVDUHDOVRLQFOXGHGLQWKHSDULW\FDOFXODWLRQ7KHDJHQWWKDWLVUHVSRQVLEOHIRUGULYLQJAD[31::00]RQDQ\JLYHQEXVSKDVHLVDOVRUHVSRQVLEOHIRUGULYLQJHYHQSDULW\RQPAR7KHIROORZLQJUHTXLUHPHQWVDOVRDSSO\ZKHQWKHELWH[WHQVLRQVDUHXVHGUHIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
'XULQJDGGUHVVDQGGDWDSKDVHVSDULW\FRYHUVAD[31::00]DQGC/BE[3::0]#OLQHVUHJDUGOHVVRIZKHWKHURUQRWDOOOLQHVFDUU\PHDQLQJIXOLQIRUPDWLRQ%\WHODQHVQRWDFWXDOO\WUDQVIHUULQJGDWDDUHVWLOOUHTXLUHGWREHGULYHQZLWKVWDEOHDOEHLWPHDQLQJOHVVGDWDDQGDUHLQFOXGHGLQWKHSDULW\FDOFXODWLRQ'XULQJFRQILJXUDWLRQ6SHFLDO&\FOHRU,QWHUUXSW$FNQRZOHGJHWUDQVDFWLRQVVRPHRUDOODGGUHVVOLQHVDUHQRWGHILQHGEXWDUHUHTXLUHGWREHGULYHQWRVWDEOHYDOXHVDQGDUHLQFOXGHGLQWKHSDULW\FDOFXODWLRQ
3DULW\LVJHQHUDWHGDFFRUGLQJWRWKHIROORZLQJUXOHV
• 3DULW\LVFDOFXODWHGWKHVDPHRQDOO3&,WUDQVDFWLRQVUHJDUGOHVVRIWKHW\SHRUIRUP
• 7KHQXPEHURIVRQAD[31::00]C/BE[3::0]#DQGPARHTXDOVDQHYHQQXPEHU
• 3DULW\JHQHUDWLRQLVQRWRSWLRQDOLWPXVWEHGRQHE\DOO3&,FRPSOLDQWGHYLFHV
2QDQ\JLYHQEXVSKDVHPARLVGULYHQE\WKHDJHQWWKDWGULYHVAD[31::00]DQGODJVWKHFRUUHVSRQGLQJDGGUHVVRUGDWDE\RQHFORFN)LJXUHLOOXVWUDWHVERWKUHDGDQGZULWHWUDQVDFWLRQVZLWKSDULW\7KHPDVWHUGULYHVPARIRUWKHDGGUHVVSKDVHVRQFORFNVDQG7KHWDUJHWGULYHVPARIRUWKHGDWDSKDVHRQWKHUHDGWUDQVDFWLRQFORFNDQGWKHPDVWHUGULYHVPARIRUWKHGDWDSKDVHRQWKHZULWHWUDQVDFWLRQFORFN1RWH2WKHUWKDQWKHRQHFORFNODJPAREHKDYHVH[DFWO\OLNHAD[31::00]LQFOXGLQJZDLWVWDWHVDQGWXUQDURXQGF\FOHV
FRAME#
CLK
AD ADDRESS
1 2 3 4 5 6 7 8 9
DATA ADDRESS DATA
PAR
PERR#
)LJXUH3DULW\2SHUDWLRQ
Revision 2.2
95
3.7.2. Parity Checking
3DULW\PXVWEHFKHFNHGWRGHWHUPLQHLIWKHPDVWHUVXFFHVVIXOO\DGGUHVVHGWKHGHVLUHGWDUJHWDQGLIGDWDWUDQVIHUUHGFRUUHFWO\$OOGHYLFHVDUHUHTXLUHGWRFKHFNSDULW\H[FHSWGHYLFHVLQWKHIROORZLQJWZRFODVVHVIRUZKLFKSDULW\FKHFNLQJLVRSWLRQDO
• 'HYLFHVWKDWDUHGHVLJQHGH[FOXVLYHO\IRUXVHRQWKHPRWKHUERDUGRUSODQDUHJFKLSVHWV6\VWHPYHQGRUVKDYHFRQWURORYHUWKHXVHRIWKHVHGHYLFHVVLQFHWKH\ZLOOQHYHUDSSHDURQH[SDQVLRQERDUGV
• 'HYLFHVWKDWQHYHUGHDOZLWKRUFRQWDLQRUDFFHVVDQ\GDWDWKDWUHSUHVHQWVSHUPDQHQWRUUHVLGXDOV\VWHPRUDSSOLFDWLRQVWDWHHJKXPDQLQWHUIDFHDQGYLGHRDXGLRGHYLFHV7KHVHGHYLFHVRQO\WRXFKGDWDWKDWLVDWHPSRUDU\UHSUHVHQWDWLRQHJSL[HOVRISHUPDQHQWRUUHVLGXDOV\VWHPRUDSSOLFDWLRQVWDWH7KHUHIRUHWKH\DUHQRWSURQHWRFUHDWHV\VWHPLQWHJULW\SUREOHPVLQWKHHYHQWRIXQGHWHFWHGIDLOXUH
3.7.3. Address Parity Errors
$GHYLFHLVVDLGWRKDYHGHWHFWHGDQDGGUHVVSDULW\HUURULIWKHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDQHUURULQDVLQJOHDGGUHVVF\FOHRUHLWKHUDGGUHVVSKDVHRIDGXDODGGUHVVF\FOH
• ,IDGHYLFHGHWHFWVDQDGGUHVVSDULW\HUURULQVRPHFDVHVLWZLOODVVHUWSERR#UHIHUWR6HFWLRQDQGLQDOOFDVHVLWZLOOVHWWKH'HWHFWHG3DULW\(UURUELW6WDWXVUHJLVWHUELWUHIHUWR6HFWLRQ
,IDGHYLFHGHWHFWVDQDGGUHVVSDULW\HUURUDQGWKHGHYLFH¶V3DULW\(UURU5HVSRQVHELW&RPPDQGUHJLVWHUELWLVVHWDQGWKHGHYLFH¶VDGGUHVVGHFRGHULQGLFDWHVWKDWWKHGHYLFHLVVHOHFWHGWKHGHYLFHPXVWGRRQHRIWKHIROORZLQJ
• FODLPWKHWUDQVDFWLRQDQGWHUPLQDWHLWDVLIWKHUHZDVQRDGGUHVVFRPPDQGHUURU
• FODLPWKHWUDQVDFWLRQDQGWHUPLQDWHZLWK7DUJHW$ERUW
• QRWFODLPWKHWUDQVDFWLRQDQGOHWLWWHUPLQDWHZLWK0DVWHU$ERUW
$QHUURULQWKHDGGUHVVSKDVHRIDWUDQVDFWLRQPD\DIIHFWDQ\RUDOORIWKHDGGUHVVELWVWKHFRPPDQGELWVDQGWKHSDULW\ELW6LQFHGHYLFHVPRQLWRULQJWKHWUDQVDFWLRQFDQQRWGHWHUPLQHZKLFKELWVDUHDFWXDOO\LQHUURUXVHRIDWUDQVDFWLRQWKDWFRQWDLQHGDQDGGUHVVSDULW\HUURUPD\FDXVHXQSUHGLFWDEOHUHVXOWV
7KHWDUJHWLVQRWDOORZHGWRFODLPDWUDQVDFWLRQDQGWHUPLQDWHLWZLWK5HWU\VROHO\EHFDXVHRIDQDGGUHVVSDULW\HUURURUDZULWHGDWDSDULW\HUURU+RZHYHUWKHRFFXUUHQFHRIDSDULW\HUURUGRHVQRWSUHYHQWWKHWDUJHWIURPWHUPLQDWLQJWKHWUDQVDFWLRQZLWK5HWU\IRURWKHUUHDVRQV
3.7.4. Error Reporting
3&,SURYLGHVIRUWKHGHWHFWLRQDQGVLJQDOLQJRIWZRNLQGVRIHUURUVGDWDSDULW\HUURUVDQGRWKHUV\VWHPHUURUV,WLVLQWHQGHGWKDWGDWDSDULW\HUURUVEHUHSRUWHGXSWKURXJKWKHDFFHVVDQGGHYLFHGULYHUFKDLQZKHQHYHUSRVVLEOH7KLVHUURUUHSRUWLQJFKDLQIURPWDUJHW
21 Targets check data parity only on write transactions.
Revision 2.2
96
WREXVPDVWHUWRGHYLFHGULYHUWRGHYLFHPDQDJHUWRRSHUDWLQJV\VWHPLVLQWHQGHGWRDOORZHUURUUHFRYHU\RSWLRQVWREHLPSOHPHQWHGDWDQ\OHYHO6LQFHLWLVJHQHUDOO\QRWSRVVLEOHWRDVVRFLDWHV\VWHPHUURUVZLWKDVSHFLILFDFFHVVFKDLQWKH\DUHUHSRUWHGYLDDVHSDUDWHV\VWHPHUURUVLJQDOUHIHUWR6HFWLRQ
3&,GHYLFHVDUHHQDEOHGWRUHSRUWGDWDSDULW\HUURUVE\WKH3DULW\(UURU5HVSRQVHELWELWRIWKH&RPPDQGUHJLVWHU7KLVELWLVUHTXLUHGLQDOOGHYLFHVH[FHSWWKRVHQRWUHTXLUHGWRFKHFNSDULW\UHIHUWR6HFWLRQ,IWKH3DULW\(UURU5HVSRQVHELWLVVHWGHYLFHVPXVWUHVSRQGWRDQGUHSRUWGDWDSDULW\HUURUVIRUDOOEXVRSHUDWLRQVH[FHSWWKRVHWKDWRFFXUGXULQJD6SHFLDO&\FOHWUDQVDFWLRQ,IWKH3DULW\(UURU5HVSRQVHELWLVFOHDUHGDQDJHQWWKDWGHWHFWVDGDWDSDULW\HUURUPXVWLJQRUHWKHHUURUDQGFRPSOHWHWKHWUDQVDFWLRQDVWKRXJKSDULW\ZDVFRUUHFW,QWKLVFDVHQRVSHFLDOKDQGOLQJRIWKHGDWDSDULW\HUURUFDQRFFXU
7ZRVLJQDOVSLQVDQGWZRVWDWXVELWVDUHXVHGLQWKH3&,HUURUUHSRUWLQJVFKHPH(DFKZLOOEHGLVFXVVHGVHSDUDWHO\
3.7.4.1. Data Parity Error Signaling on PERR#
PERR# LVXVHGIRUVLJQDOLQJGDWDSDULW\HUURUVRQDOOWUDQVDFWLRQVH[FHSW6SHFLDO&\FOHWUDQVDFWLRQV'DWDSDULW\HUURUVWKDWRFFXUGXULQJD6SHFLDO&\FOHWUDQVDFWLRQDUHUHSRUWHGRQSERR#DVGHVFULEHGLQ6HFWLRQPERR#LVUHTXLUHGIRUDOOGHYLFHVH[FHSWWKRVHQRWUHTXLUHGWRFKHFNSDULW\UHIHUWR6HFWLRQ
,ISDULW\HUURUUHVSRQVHLVHQDEOHGELWRIWKH&RPPDQGUHJLVWHULVVHWDQGDGDWDSDULW\HUURULVGHWHFWHGE\DPDVWHUGXULQJDUHDGWUDQVDFWLRQWKHPDVWHUPXVWDVVHUWPERR#,ISDULW\HUURUUHVSRQVHLVHQDEOHGELWRIWKH&RPPDQGUHJLVWHULVVHWDQGDGDWDSDULW\HUURULVGHWHFWHGE\DWDUJHWGXULQJDZULWHWUDQVDFWLRQWKHWDUJHWPXVWDVVHUWPERR#0DVWHUVXVHWKLVLQIRUPDWLRQWRUHFRUGWKHRFFXUUHQFHRIWKHHUURUIRUWKHGHYLFHGULYHUPERR#LVERWKDQLQSXWDQGRXWSXWVLJQDOIRUDPDVWHUDQGRQO\DQRXWSXWVLJQDOIRUDWDUJHW
$GHYLFHDVVHUWLQJPERR#PXVWGRVRWZRFORFNVDIWHUWKHFRPSOHWLRQRIDGDWDSKDVHLQZKLFKDQHUURURFFXUVDVVKRZQLQ)LJXUH,IWKHUHFHLYLQJDJHQWLQVHUWVZDLWVWDWHVWKDWDJHQWLVSHUPLWWHGWRDVVHUWPERR#DVVRRQDVDGDWDSDULW\HUURULVGHWHFWHG,QRWKHUZRUGVLIWKHWDUJHWLVLQVHUWLQJZDLWVWDWHVGXULQJDZULWHWUDQVDFWLRQWKHWDUJHWLVSHUPLWWHGWRDVVHUWPERR#WZRFORFNVDIWHUGDWDLVYDOLGIRDY#DVVHUWHGEXWEHIRUHWKHGDWDWUDQVIHUVTRDY#LVDOVRDVVHUWHG,IWKHPDVWHULVLQVHUWLQJZDLWVWDWHVGXULQJDUHDGWUDQVDFWLRQWKHPDVWHULVSHUPLWWHGWRDVVHUWPERR#WZRFORFNVDIWHUGDWDLVYDOLGTRDY#LVDVVHUWHGEXWEHIRUHWKHGDWDWUDQVIHUVIRDY#LVDOVRDVVHUWHG2QFHPERR#LVDVVHUWHGLWPXVWUHPDLQDVVHUWHGXQWLOWZRFORFNVIROORZLQJWKHFRPSOHWLRQRIWKHGDWDSKDVHIRDY#DQGTRDY#ERWKDVVHUWHG1RWHWKDWWKHPDVWHULVUHTXLUHGWRSURYLGHYDOLGE\WHHQDEOHVGXULQJHYHU\FORFNF\FOHRIHYHU\GDWDSKDVHIRUERWKUHDGDQGZULWHWUDQVDFWLRQVLQGHSHQGHQWRIIRDY#
,IDPDVWHUDVVHUWVPERR#SULRUWRFRPSOHWLRQRIDUHDGGDWDSKDVHLWPXVWHYHQWXDOO\DVVHUWIRDY#WRFRPSOHWHWKHGDWDSKDVH,IDWDUJHWDVVHUWVPERR#SULRUWRFRPSOHWLRQRIDZULWHGDWDSKDVHLWPXVWHYHQWXDOO\DVVHUWTRDY#WRFRPSOHWHWKHGDWDSKDVH7KHWDUJHWFDQQRWWHUPLQDWHWKHGDWDSKDVHE\VLJQDOLQJ5HWU\'LVFRQQHFWZLWKRXWGDWDRU7DUJHW$ERUWDIWHUVLJQDOLQJPERR#$PDVWHUNQRZVDGDWDSDULW\HUURURFFXUUHGRQDZULWHGDWDSKDVHDQ\WLPHPERR#LVDVVHUWHGZKLFKPD\EHSULRUWRWKHFRPSOHWLRQRIWKHGDWDSKDVH%XWWKHPDVWHURQO\NQRZVWKHGDWDSKDVHZDVHUURUIUHHWZRFORFNVIROORZLQJWKHFRPSOHWLRQRIWKHGDWDSKDVH
Revision 2.2
97
%RWKPDVWHUVDQGWDUJHWVDUHSHUPLWWHGHLWKHUWRFRQWLQXHDEXUVWWUDQVDFWLRQRUVWRSLWDIWHUGHWHFWLQJDGDWDSDULW\HUURU'XULQJDEXUVWWUDQVDFWLRQLQZKLFKPXOWLSOHGDWDSKDVHVDUHFRPSOHWHGZLWKRXWLQWHUYHQLQJZDLWVWDWHVPERR#ZLOOEHTXDOLILHGRQPXOWLSOHFRQVHFXWLYHFORFNVDFFRUGLQJO\DQGPD\EHDVVHUWHGLQDQ\RUDOORIWKHP
PERR#LVDVXVWDLQHGWULVWDWHVLJQDOWKDWLVEXVHGWRDOO3&,DJHQWV,WPXVWEHDFWLYHO\GULYHQWRWKHFRUUHFWYDOXHRQHDFKTXDOLILHGFORFNHGJHE\WKHDJHQWUHFHLYLQJWKHGDWD$WWKHHQGRIHDFKEXVRSHUDWLRQPERR#PXVWDFWLYHO\EHGULYHQKLJKIRURQHFORFNSHULRGE\WKHDJHQWUHFHLYLQJGDWDVWDUWLQJWZRFORFNVDIWHUWKHADEXVWXUQDURXQGF\FOHHJFORFNLQ)LJXUH7KHPERR#WXUQDURXQGF\FOHRFFXUVRQHFORFNODWHUFORFNLQ)LJXUHPERR#FDQQRWEHGULYHQHQDEOHGIRUWKHFXUUHQWWUDQVDFWLRQXQWLODWOHDVWWKUHHFORFNVDIWHUWKHDGGUHVVSKDVHZKLFKLVRQHFORFNORQJIRUVLQJOHDGGUHVVF\FOHVDQGWZRFORFNVORQJIRUGXDODGGUHVVF\FOHV1RWHWKDWWKHWDUJHWRIDZULWHWUDQVDFWLRQPXVWQRWGULYHDQ\VLJQDOXQWLODIWHUDVVHUWLQJDEVSEL#IRUH[DPSOHIRUGHFRGHVSHHG³VORZ´WKHWDUJHWPXVWQRWGULYHPERR#XQWLOIRXUFORFNVDIWHUWKHDGGUHVVSKDVH
3.7.4.2. Other Error Signaling on SERR#
,IDGHYLFHLVHQDEOHGWRDVVHUWSERR#LH6(55(QDEOHELWRIWKH&RPPDQGUHJLVWHULVVHWDQGWKHGHYLFH¶V3DULW\(UURU5HVSRQVHELW&RPPDQGUHJLVWHUELWLVVHWWKHGHYLFHPXVWDVVHUWSERR#LIDQ\RIWKHIROORZLQJFRQGLWLRQVRFFXUV
• 7KHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDQHUURULQDVLQJOHDGGUHVVF\FOHRUHLWKHUDGGUHVVSKDVHRIDGXDODGGUHVVF\FOHUHJDUGOHVVRIWKHLQWHQGHGWDUJHW
• 7KHGHYLFHPRQLWRUV6SHFLDO&\FOHWUDQVDFWLRQVDQGWKH6SHFLDO&\FOHVELW&RPPDQGUHJLVWHUELWLVVHWDQGWKHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDGDWDSDULW\HUURU
• 7KHGHYLFHLVWKHPDVWHURID0HVVDJH6LJQDOHG,QWHUUXSWDQGWKHWUDQVDFWLRQFRPSHWHVZLWK0DVWHU$ERUWRU7DUJHW$ERUWRUWKHWDUJHWDVVHUWVPERR#UHIHUWR6HFWLRQ
SERR#PD\RSWLRQDOO\EHXVHGWRUHSRUWRWKHULQWHUQDOHUURUVWKDWPLJKWMHRSDUGL]HV\VWHPRUGDWDLQWHJULW\,WPXVWEHDVVXPHGKRZHYHUWKDWVLJQDOLQJRQSERR#ZLOOJHQHUDWHDFULWLFDOV\VWHPLQWHUUXSWHJ10,RU0DFKLQH&KHFNDQGLVWKHUHIRUHIDWDO&RQVHTXHQWO\FDUHVKRXOGEHWDNHQLQXVLQJSERR#WRUHSRUWQRQSDULW\RUV\VWHPHUURUV
SERR#LVUHTXLUHGIRUDOOGHYLFHVH[FHSWWKRVHQRWUHTXLUHGWRFKHFNSDULW\UHIHUWR6HFWLRQSERR#LVDQRSHQGUDLQVLJQDOWKDWLVZLUH25HGZLWKDOORWKHU3&,DJHQWVDQGWKHUHIRUHPD\EHVLPXOWDQHRXVO\GULYHQE\PXOWLSOHDJHQWV$QDJHQWUHSRUWLQJDQHUURURQSERR#GULYHVLWDFWLYHIRUDVLQJOHFORFNDQGWKHQWULVWDWHVLW5HIHUWR6HFWLRQIRUPRUHGHWDLOV6LQFHRSHQGUDLQVLJQDOLQJFDQQRWJXDUDQWHHVWDEOHVLJQDOVRQHYHU\ULVLQJFORFNHGJHRQFHSERR#LVDVVHUWHGLWVORJLFDOYDOXHPXVWEHDVVXPHGWREHLQGHWHUPLQDWHXQWLOWKHVLJQDOLVVDPSOHGLQWKHGHDVVHUWHGVWDWHRQDWOHDVWWZRVXFFHVVLYHULVLQJFORFNHGJHV
Revision 2.2
98
3.7.4.3. Master Data Parity Error Status Bit
7KH0DVWHU'DWD3DULW\(UURUELW6WDWXVUHJLVWHUELWPXVWEHVHWE\WKHPDVWHULILWV3DULW\(UURU5HVSRQVHELW&RPPDQGUHJLVWHUELWLVVHWDQGHLWKHURIWKHIROORZLQJWZRFRQGLWLRQVRFFXUV
• 7KHPDVWHUGHWHFWVDGDWDSDULW\HUURURQDUHDGWUDQVDFWLRQ
• 7KHPDVWHUVDPSOHVPERR#DVVHUWHGRQDZULWHWUDQVDFWLRQ
,IWKH3DULW\(UURU5HVSRQVHELWLVFOHDUHGWKHPDVWHUPXVWQRWVHWWKH0DVWHU'DWD3DULW\(UURUELWHYHQLIWKHPDVWHUGHWHFWVDSDULW\HUURURUWKHWDUJHWDVVHUWVPERR#
7DUJHWVQHYHUVHWWKH0DVWHU'DWD3DULW\(UURUELW
3.7.4.4. Detected Parity Error Status Bit
7KH'HWHFWHG3DULW\(UURUELW6WDWXVUHJLVWHUELWPXVWEHVHWE\DGHYLFHZKHQHYHULWVSDULW\FKHFNLQJORJLFGHWHFWVDSDULW\HUURUUHJDUGOHVVRIWKHVWDWHWKH3DULW\(UURU5HVSRQVHELWELWRIWKHFRPPDQGUHJLVWHU7KH'HWHFWHG3DULW\(UURUELWLVUHTXLUHGWREHVHWE\WKHGHYLFHZKHQDQ\RIWKHIROORZLQJFRQGLWLRQVRFFXUV
• 7KHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDQHUURULQDVLQJOHDGGUHVVF\FOHRUHLWKHUDGGUHVVSKDVHRIDGXDODGGUHVVF\FOH
• 7KHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDGDWDSDULW\HUURUDQGWKHGHYLFHLVWKHWDUJHWRIDZULWHWUDQVDFWLRQ
• 7KHGHYLFH¶VSDULW\FKHFNLQJORJLFGHWHFWVDGDWDSDULW\HUURUDQGWKHGHYLFHLVWKHPDVWHURIDUHDGWUDQVDFWLRQ
3.7.5. Delayed Transactions and Data Parity Errors
7KLVVHFWLRQSUHVHQWVDGGLWLRQDOUHTXLUHPHQWVIRUHUURUKDQGOLQJWKDWDUHXQLTXHWRDWDUJHWFRPSOHWLQJDWUDQVDFWLRQDVD'HOD\HG7UDQVDFWLRQ'DWDSDULW\HUURUUHTXLUHPHQWVSUHVHQWHGLQSUHYLRXVVHFWLRQVDSSO\WR'HOD\HG7UDQVDFWLRQVDVZHOO
$GDWDSDULW\HUURUFDQRFFXUGXULQJDQ\RIWKHWKUHHVWHSVRID'HOD\HG7UDQVDFWLRQWKHPDVWHUUHTXHVWVWHSWKHWDUJHWFRPSOHWLRQVWHSRUWKHPDVWHUFRPSOHWLRQVWHSUHIHUWR6HFWLRQ7KHUHTXLUHPHQWVIRUKDQGOLQJWKHHUURUYDU\GHSHQGLQJXSRQWKHVWHSLQZKLFKWKHHUURURFFXUUHG(UURUVWKDWRFFXUGXULQJWKHWDUJHWFRPSOHWLRQSKDVHDUHVSHFLILFWRWKHWDUJHWGHYLFHDQGDUHKDQGOHGLQDGHYLFHVSHFLILFPDQQHUQRWVSHFLILHGKHUH'HYLFHEHKDYLRUIRUHUURUVWKDWRFFXUGXULQJWKHPDVWHUUHTXHVWVWHSRUPDVWHUFRPSOHWLRQVWHSGHSHQGXSRQZKHWKHUWKH'HOD\HG7UDQVDFWLRQLVDUHDGRUDZULWHWUDQVDFWLRQ
22 If the actual target resides on a PCI bus segment generated by a PCI-to-PCI bridge, the target completionphase occurs across a PCI bus segment. In this case, the PCI-to-PCI Bridge Architecture Specificationdetails additional requirements for error handling during the target completion phase of a read DelayedTransaction.
23 Memory Read, Memory Read Line, Memory Read Multiple, Configuration Read, I/O Read, or InterruptAcknowledge.
24 Configuration Write or I/O Write, but never Memory Write and Invalidate or Memory Write.
Revision 2.2
99
'XULQJDUHDGWUDQVDFWLRQWKHWDUJHWGHYLFHVRXUFHVWKHGDWDDQGSDULW\LVQRWYDOLGXQWLOTRDY#LVDVVHUWHG7KHUHIRUHDGDWDSDULW\HUURUFDQQRWRFFXUGXULQJWKHPDVWHUUHTXHVWSKDVHRUDQ\VXEVHTXHQWUHDWWHPSWE\WKHPDVWHUWKDWLVWHUPLQDWHGZLWK5HWU\'XULQJWKHPDVWHUFRPSOHWLRQVWHSRIUHDGWUDQVDFWLRQWKHWDUJHWVRXUFHVGDWDDQGGDWDSDULW\DQGWKHPDVWHUFKHFNVSDULW\DQGFRQGLWLRQDOO\DVVHUWVPERR#DVIRUDQ\RWKHUQRWGHOD\HGWUDQVDFWLRQUHIHUWR6HFWLRQ
'XULQJDZULWHWUDQVDFWLRQWKHPDVWHUVRXUFHVWKHZULWHGDWDDQGPXVWDVVHUWIRDY#ZKHQWKHGDWDLVYDOLGLQGHSHQGHQWRIWKHUHVSRQVHE\WKHWDUJHWGHYLFHUHIHUWR6HFWLRQ7KHUHIRUHDGDWDSDULW\HUURUPD\RFFXUERWKLQWKHPDVWHUUHTXHVWDQGWKHPDVWHUFRPSOHWLRQVWHSV,QDGGLWLRQLWLVSRVVLEOHIRUDGDWDSDULW\HUURUWREHHLWKHUFRQVWDQWLHWKHVDPHHUURURFFXUVHDFKWLPHWKHPDVWHUUHSHDWVWKHWUDQVDFWLRQRUWUDQVLHQWLHWKHHUURURFFXUVRQVRPHEXWQRWRWKHUUHSHWLWLRQVRIWKHWUDQVDFWLRQE\WKHPDVWHU7KHGDWDSDULW\HUURUUHSRUWLQJPHWKRGVIRUZULWH'HOD\HG7UDQVDFWLRQVGHVFULEHGLQWKHIROORZLQJVHFWLRQVDUHGHVLJQHGWRGHWHFWDQGUHSRUWERWKFRQVWDQWDQGWUDQVLHQWGDWDSDULW\HUURUVDQGWRSUHYHQWWUDQVLHQWGDWDSDULW\HUURUVIURPFDXVLQJDGHDGORFNFRQGLWLRQ
,IDWDUJHWGHWHFWVDGDWDSDULW\HUURURQDZULWHWUDQVDFWLRQWKDWZRXOGRWKHUZLVHKDYHEHHQKDQGOHGDVD'HOD\HG7UDQVDFWLRQWKHWDUJHWLVUHTXLUHGWRGRWKHIROORZLQJ
&RPSOHWHWKHGDWDSKDVHLQZKLFKWKHHUURURFFXUUHGE\DVVHUWLQJTRDY#,IWKHPDVWHULVDWWHPSWLQJDEXUVWWKHWDUJHWPXVWDOVRDVVHUWSTOP#
5HSRUWWKHHUURUDVGHVFULEHGLQ6HFWLRQ
'LVFDUGWKHWUDQVDFWLRQ1R'HOD\HG:ULWH5HTXHVWLVHQTXHXHGDQGQR'HOD\HG:ULWH&RPSOHWLRQLVUHWLUHG
,IWKHWDUJHWGHWHFWVDGDWDSDULW\HUURUGXULQJWKHLQLWLDOUHTXHVWSKDVHRID'HOD\HG:ULWH7UDQVDFWLRQQR'HOD\HG5HTXHVWLVHYHUHQTXHXHG
,IWKHWDUJHWHQTXHXHVDJRRG'HOD\HG:ULWH5HTXHVWDQGODWHUGHWHFWVDGDWDSDULW\HUURUGXULQJDVXEVHTXHQWUHSHWLWLRQRIWKHWUDQVDFWLRQWKHWDUJHWGRHVQRWUHWLUHDQ\'HOD\HG:ULWH&RPSOHWLRQVHYHQLIWKHWUDQVDFWLRQDSSHDUVWRPDWFKRQHSUHYLRXVO\HQTXHXHG,WLVLPSRVVLEOHWRGHWHUPLQHZKHWKHUWKHWUDQVDFWLRQUHDOO\PDWFKHVDSUHYLRXVO\HQTXHXHGRQHVLQFHDQHUURULVSUHVHQW7KLVFDXVHVWKHWDUJHWWRKDYHDQRUSKDQ'HOD\HG:ULWH&RPSOHWLRQEHFDXVHWKHPDVWHUEHOLHYHVWKHWUDQVDFWLRQKDVFRPSOHWHGEXWWKHWDUJHWLVZDLWLQJIRUWKHRULJLQDOHUURUIUHHUHTXHVWWREHUHSHDWHG7KHRUSKDQFRPSOHWLRQLVGLVFDUGHGZKHQWKHWDUJHW¶V'LVFDUG7LPHUH[SLUHVUHIHUWR6HFWLRQ:KLOHZDLWLQJIRUWKHGLVFDUGWLPHUWRH[SLUHVRPHWDUJHWLPSOHPHQWDWLRQVZLOOQRWEHDEOHWRDFFHSWDQHZ'HOD\HG7UDQVDFWLRQVLQFHWKHWDUJHWLVQRWUHTXLUHGWRKDQGOHPXOWLSOH'HOD\HG7UDQVDFWLRQVDWWKHVDPHWLPH+RZHYHUVLQFHWKLVFRQGLWLRQLVWHPSRUDU\DGHDGORFNFDQQRWRFFXU:KLOHLQWKLVFRQGLWLRQWKHGHYLFHLVUHTXLUHGWRFRPSOHWHWUDQVDFWLRQVWKDWXVHPHPRU\ZULWHFRPPDQGVUHIHUWR6HFWLRQ
3.7.6. Error Recovery
7KHDFWLRQWKDWDV\VWHPWDNHVDVDUHVXOWRIWKHDVVHUWLRQRISERR#LVQRWFRQWUROOHGE\WKLVVSHFLILFDWLRQ7KHDVVHUWLRQRISERR#E\DGHYLFHLQGLFDWHVWKDWWKHGHYLFHKDVHQFRXQWHUHGDQHUURUIURPZKLFKLWFDQQRWUHFRYHU7KHV\VWHPPD\RSWLRQDOO\VWRS
25 This includes two commands: Memory Write and Invalidate and Memory Write.
Revision 2.2
100
H[HFXWLRQDWWKDWSRLQWLILWGRHVQRWKDYHHQRXJKLQIRUPDWLRQWRFRQWDLQDQGUHFRYHUIURPWKHHUURUFRQGLWLRQ
7KH3&,SDULW\HUURUVLJQDOVDQGVWDWXVELWVDUHGHVLJQHGWRSURYLGHDPHWKRGIRUGDWDSDULW\HUURUVWREHGHWHFWHGDQGUHSRUWHGLIHQDEOHG2QDZULWHWUDQVDFWLRQWKHWDUJHWDOZD\VVLJQDOVGDWDSDULW\HUURUVEDFNWRWKHPDVWHURQPERR#2QDUHDGWUDQVDFWLRQWKHPDVWHUDVVHUWVPERR#WRLQGLFDWHWRWKHV\VWHPWKDWDQHUURUZDVGHWHFWHG,QERWKFDVHVWKHPDVWHUKDVWKHDELOLW\WRSURPRWHWKHHUURUWRLWVGHYLFHGULYHURUWKHRSHUDWLQJV\VWHPRUWRDWWHPSWUHFRYHU\XVLQJKDUGZDUHDQGRUVRIWZDUHPHWKRGV
7KHV\VWHPGHVLJQHUPD\HOHFWWRUHSRUWDOOGDWDSDULW\HUURUVWRWKHRSHUDWLQJV\VWHPE\DVVHUWLQJSERR#ZKHQWKHFHQWUDOUHVRXUFHVDPSOHVPERR#DVVHUWHG1RWHWKDWZKHQWKLVRSWLRQLVXVHGUHFRYHU\LVQRWSRVVLEOH
Implementation Note: Recovery from Data Parity Errors
,WLVRSWLRQDOIRU3&,PDVWHUVDQGV\VWHPVWRDWWHPSWUHFRYHU\IURPGDWDSDULW\HUURUV7KHIROORZLQJDUHH[DPSOHVRIKRZGDWDSDULW\HUURUUHFRYHU\PD\EHDWWHPSWHG
5HFRYHU\E\WKHPDVWHU,IWKHPDVWHURIWKHWUDQVDFWLRQLQZKLFKWKHSDULW\HUURUZDVGHWHFWHGKDVVXIILFLHQWNQRZOHGJHWKDWWKHWUDQVDFWLRQFDQEHUHSHDWHGZLWKRXWVLGHHIIHFWVWKHQWKHPDVWHUPD\VLPSO\UHSHDWWKHWUDQVDFWLRQ,IQRHUURURFFXUVRQWKHUHSHDWHGWUDQVDFWLRQUHSRUWLQJRIWKHSDULW\HUURUWRWKHRSHUDWLQJV\VWHPRUGHYLFHGULYHULVXQQHFHVVDU\,IWKHHUURUSHUVLVWVRULIWKHPDVWHULVQRWFDSDEOHRIUHFRYHULQJIURPWKHGDWDSDULW\HUURUWKHPDVWHUPXVWLQIRUPLWVGHYLFHGULYHU7KLVFDQEHDFFRPSOLVKHGE\JHQHUDWLQJDQLQWHUUXSWPRGLI\LQJDVWDWXVUHJLVWHUVHWWLQJDIODJRURWKHUVXLWDEOHPHDQV:KHQWKHPDVWHUGRHVQRWKDYHDGHYLFHGULYHULWPD\UHSRUWWKHHUURUE\DVVHUWLQJSERR#
1RWH0RVWGHYLFHVKDYHVLGHHIIHFWVZKHQDFFHVVHGDQGWKHUHIRUHLWLVXQOLNHO\WKDWUHFRYHU\LVSRVVLEOHE\VLPSO\UHSHDWLQJDWUDQVDFWLRQ+RZHYHULQDSSOLFDWLRQVZKHUHWKHPDVWHUXQGHUVWDQGVWKHEHKDYLRURIWKHWDUJHWLWPD\EHSRVVLEOHWRUHFRYHUIURPWKHHUURUE\UHSHWLWLRQRIWKHWUDQVDFWLRQ
5HFRYHU\E\WKHGHYLFHGULYHU7KHGHYLFHGULYHUPD\VXSSRUWDQHUURUUHFRYHU\PHFKDQLVPVXFKWKDWWKHGDWDSDULW\HUURUFDQEHFRUUHFWHG,QWKLVFDVHWKHUHSRUWLQJRIWKHHUURUWRWKHRSHUDWLQJV\VWHPLVQRWUHTXLUHG)RUH[DPSOHWKHGULYHUPD\EHDEOHWRUHSHDWDQHQWLUHEORFNWUDQVIHUE\UHORDGLQJWKHPDVWHUZLWKWKHWUDQVIHUVL]HVRXUFHDQGGHVWLQDWLRQDGGUHVVHVRIWKHGDWD,IQRHUURURFFXUVRQWKHUHSHDWHGEORFNWUDQVIHUWKHQWKHHUURULVQRWUHSRUWHG:KHQWKHGHYLFHGULYHUGRHVQRWKDYHVXIILFLHQWNQRZOHGJHWKDWWKHDFFHVVFDQEHUHSHDWHGZLWKRXWVLGHHIIHFWVLWPXVWUHSRUWWKHHUURUWRWKHRSHUDWLQJV\VWHP
5HFRYHU\RUHUURUKDQGOLQJE\WKHRSHUDWLQJV\VWHP2QFHWKHGDWDSDULW\HUURUKDVEHHQUHSRUWHGWRWKHRSHUDWLQJV\VWHPQRRWKHUDJHQWRUPHFKDQLVPFDQUHFRYHUIURPWKHHUURU+RZWKHRSHUDWLQJV\VWHPKDQGOHVWKHGDWDSDULW\HUURULVRSHUDWLQJV\VWHPGHSHQGHQW
3.8. 64-Bit Bus Extension3&,VXSSRUWVDKLJKELWEXVUHIHUUHGWRDVWKHELWH[WHQVLRQWRWKHVWDQGDUGORZELWEXV7KHELWEXVSURYLGHVDGGLWLRQDOGDWDEDQGZLGWKIRUDJHQWVWKDWUHTXLUHLW7KHKLJKELWH[WHQVLRQIRUELWGHYLFHVQHHGVDQDGGLWLRQDOVLJQDOSLQVREQ64#ACK64#AD[63::32]C/BE[7::4]#DQGPAR647KHVHVLJQDOVDUHGHILQHGLQ6HFWLRQELWDJHQWVZRUNXQPRGLILHGZLWKELWDJHQWVELWDJHQWVPXVW
Revision 2.2
101
GHIDXOWWRELWPRGHXQOHVVDELWWUDQVDFWLRQLVQHJRWLDWHG+HQFHELWWUDQVDFWLRQVDUHWRWDOO\WUDQVSDUHQWWRELWGHYLFHV1RWHELWDGGUHVVLQJGRHVQRWUHTXLUHDELWGDWDSDWKUHIHUWR6HFWLRQ
ELWWUDQVDFWLRQVRQ3&,DUHG\QDPLFDOO\QHJRWLDWHGRQFHSHUWUDQVDFWLRQEHWZHHQWKHPDVWHUDQGWDUJHW7KLVLVDFFRPSOLVKHGE\WKHPDVWHUDVVHUWLQJREQ64#DQGWKHWDUJHWUHVSRQGLQJWRWKHDVVHUWHGREQ64#E\DVVHUWLQJACK64#2QFHDELWWUDQVDFWLRQLVQHJRWLDWHGLWKROGVXQWLOWKHHQGRIWKHWUDQVDFWLRQACK64# PXVWQRWEHDVVHUWHGXQOHVVREQ64#ZDVVDPSOHGDVVHUWHGGXULQJWKHVDPHWUDQVDFWLRQREQ64#DQGACK64#DUHH[WHUQDOO\SXOOHGXSWRHQVXUHSURSHUEHKDYLRUZKHQPL[LQJDQGELWDJHQWV5HIHUWR6HFWLRQIRUWKHRSHUDWLRQRIELWGHYLFHVLQDELWV\VWHP
'XULQJDELWWUDQVDFWLRQDOO3&,SURWRFRODQGWLPLQJUHPDLQLQWDFW2QO\PHPRU\WUDQVDFWLRQVPDNHVHQVHZKHQGRLQJELWGDWDWUDQVIHUV,QWHUUXSW$FNQRZOHGJHDQG6SHFLDO&\FOHFRPPDQGVDUHEDVLFDOO\ELWWUDQVDFWLRQVDQGPXVWQRWEHXVHGZLWKDREQ64#7KHEDQGZLGWKUHTXLUHPHQWVIRU,2DQGFRQILJXUDWLRQWUDQVDFWLRQVFDQQRWMXVWLI\WKHDGGHGFRPSOH[LW\DQGWKHUHIRUHRQO\PHPRU\WUDQVDFWLRQVVXSSRUWELWGDWDWUDQVIHUV
$OOPHPRU\WUDQVDFWLRQVDQGRWKHUEXVWUDQVIHUVRSHUDWHWKHVDPHZKHWKHUGDWDLVWUDQVIHUUHGRUELWVDWDWLPHELWDJHQWVFDQWUDQVIHUIURPRQHWRHLJKWE\WHVSHUGDWDSKDVHDQGDOOFRPELQDWLRQVRIE\WHHQDEOHVDUHOHJDO$VLQELWPRGHE\WHHQDEOHVPD\FKDQJHRQHYHU\GDWDSKDVH7KHPDVWHULQLWLDWLQJDELWGDWDWUDQVDFWLRQPXVWXVHDGRXEOH':25'4XDGZRUGRUE\WHUHIHUHQFHGDGGUHVVAD[2]PXVWEHGXULQJWKHDGGUHVVSKDVH
:KHQDPDVWHUUHTXHVWVDELWGDWDWUDQVIHUREQ64#DVVHUWHGWKHWDUJHWKDVWKUHHEDVLFUHVSRQVHVDQGHDFKLVGLVFXVVHGLQWKHIROORZLQJSDUDJUDSKV
&RPSOHWHWKHWUDQVDFWLRQXVLQJWKHELWGDWDSDWKACK64#DVVHUWHG
&RPSOHWHWKHWUDQVDFWLRQXVLQJWKHELWGDWDSDWKACK64#GHDVVHUWHG
&RPSOHWHDVLQJOHELWGDWDWUDQVIHUACK64#GHDVVHUWHGSTOP#DVVHUWHG
7KHILUVWRSWLRQLVZKHUHWKHWDUJHWUHVSRQGVWRWKHPDVWHUWKDWLWFDQFRPSOHWHWKHWUDQVDFWLRQXVLQJWKHELWGDWDSDWKE\DVVHUWLQJACK64#7KHWUDQVDFWLRQWKHQWUDQVIHUVGDWDXVLQJWKHHQWLUHGDWDEXVDQGXSWRE\WHVFDQEHWUDQVIHUUHGLQHDFKGDWDSKDVH,WEHKDYHVOLNHDELWEXVH[FHSWPRUHGDWDWUDQVIHUVHDFKGDWDSKDVH
7KHVHFRQGRSWLRQRFFXUVZKHQWKHWDUJHWFDQQRWSHUIRUPDELWGDWDWUDQVIHUWRWKHDGGUHVVHGORFDWLRQLWPD\EHFDSDEOHLQDGLIIHUHQWVSDFH,QWKLVFDVHWKHPDVWHULVUHTXLUHGWRFRPSOHWHWKHWUDQVDFWLRQDFWLQJDVDELWPDVWHUDQGQRWDVDELWPDVWHU7KHPDVWHUKDVWZRRSWLRQVZKHQWKHWDUJHWGRHVQRWUHVSRQGE\DVVHUWLQJACK64#ZKHQWKHPDVWHUDVVHUWVREQ64#WRVWDUWDZULWHWUDQVDFWLRQ7KHILUVWRSWLRQLVWKDWWKHPDVWHUTXLWVGULYLQJWKHXSSHUADOLQHVDQGRQO\SURYLGHVGDWDRQWKHORZHUADOLQHV7KHVHFRQGRSWLRQLVWKHPDVWHUFRQWLQXHVSUHVHQWLQJWKHIXOOELWVRIGDWDRQHDFKHYHQ':25'DGGUHVVERXQGDU\2QWKHRGG':25'DGGUHVVERXQGDU\WKHPDVWHUGULYHVWKHVDPHGDWDRQERWKWKHXSSHUDQGORZHUSRUWLRQVRIWKHEXV
7KHWKLUGDQGODVWRSWLRQLVZKHUHWKHWDUJHWLVRQO\ELWVDQGFDQQRWVXVWDLQDEXUVWIRUWKLVWUDQVDFWLRQ,QWKLVFDVHWKHWDUJHWGRHVQRWUHVSRQGE\DVVHUWLQJACK64#EXWWHUPLQDWHVWKHWUDQVDFWLRQE\DVVHUWLQJSTOP#,IWKLVLVD5HWU\WHUPLQDWLRQSTOP#DVVHUWHGDQGTRDY#GHDVVHUWHGWKHPDVWHUUHSHDWVWKHVDPHUHTXHVWDVDELWUHTXHVW
26 Since no agent claims the access by asserting DEVSEL# and, therefore, cannot respond with ACK64#.
Revision 2.2
102
DWDODWHUWLPH,IWKLVLVD'LVFRQQHFWWHUPLQDWLRQSTOP#DQGTRDY#DVVHUWHGWKHPDVWHUPXVWUHSHDWWKHUHTXHVWDVDELWPDVWHUVLQFHWKHVWDUWLQJDGGUHVVLVQRZRQDRGG':25'ERXQGDU\,IWKHWDUJHWFRPSOHWHGWKHGDWDWUDQVIHUVXFKWKDWWKHQH[WVWDUWLQJDGGUHVVZRXOGEHDHYHQ':25'ERXQGDU\WKHPDVWHUZRXOGEHIUHHWRUHTXHVWDELWGDWDWUDQVIHU&DXWLRQVKRXOGEHXVHGZKHQDELWUHTXHVWLVSUHVHQWHGDQGWKHWDUJHWWUDQVIHUVDVLQJOH':25'DVDELWDJHQW,IWKHPDVWHUZHUHWRFRQWLQXHWKHEXUVWZLWKWKHVDPHDGGUHVVEXWZLWKWKHORZHUE\WHHQDEOHVGHDVVHUWHGQRIRUZDUGSURJUHVVZRXOGEHPDGHEHFDXVHWKHWDUJHWZRXOGQRWWUDQVIHUDQ\QHZGDWDVLQFHWKHORZHUE\WHHQDEOHVDUHGHDVVHUWHG7KHUHIRUHWKHWUDQVDFWLRQZRXOGFRQWLQXHWREHUHSHDWHGIRUHYHUZLWKRXWPDNLQJSURJUHVV
ELWSDULW\PAR64) ZRUNVWKHVDPHIRUWKHKLJKELWVRIWKHELWEXVDVWKHELWSDULW\PAR)ZRUNVIRUWKHORZELWEXVPAR64FRYHUVAD[63::32]DQGC/BE[7::4]#DQGKDVWKHVDPHWLPLQJDQGIXQFWLRQDVPAR. 7KHQXPEHURIVRQAD[63::32]C/BE[7::4]#DQGPAR64HTXDODQHYHQQXPEHUPAR64PXVWEHYDOLGRQHFORFNDIWHUHDFKDGGUHVVSKDVHRQDQ\WUDQVDFWLRQLQZKLFKREQ64#LVDVVHUWHG$OOELWWDUJHWVTXDOLI\DGGUHVVSDULW\FKHFNLQJRIPAR64ZLWKREQ64#.ELWGHYLFHVDUHQRWDZDUHRIDFWLYLW\RQELWEXVH[WHQVLRQVLJQDOV
)RUELWGHYLFHVFKHFNLQJSDULW\RQGDWDSKDVHVPAR64PXVWEHDGGLWLRQDOO\TXDOLILHGZLWKWKHVXFFHVVIXOQHJRWLDWLRQRIDELWWUDQVDFWLRQPAR64LVUHTXLUHGIRUELWGDWDSKDVHVLWLVQRWRSWLRQDOIRUDELWDJHQW
,QWKHIROORZLQJWZRILJXUHVDELWPDVWHUUHTXHVWVDELWWUDQVDFWLRQXWLOL]LQJDVLQJOHDGGUHVVSKDVH7KLVLVWKHVDPHW\SHRIDGGUHVVLQJSHUIRUPHGE\DELWPDVWHULQWKHORZ*%DGGUHVVVSDFH7KHILUVW)LJXUHLVDUHDGZKHUHWKHWDUJHWUHVSRQGVZLWKACK64# DVVHUWHGDQGWKHGDWDLVWUDQVIHUUHGLQELWGDWDSKDVHV7KHVHFRQG)LJXUHLVDZULWHZKHUHWKHWDUJHWGRHVQRWUHVSRQGZLWKACK64# DVVHUWHGDQGWKHGDWDLVWUDQVIHUUHGLQELWGDWDSKDVHVWKHWUDQVDFWLRQGHIDXOWHGWRELWPRGH7KHVHWZRILJXUHVDUHLGHQWLFDOWR)LJXUHVDQGH[FHSWWKDWELWVLJQDOVKDYHEHHQDGGHGDQGLQ)LJXUHGDWDLVWUDQVIHUUHGELWVSHUGDWDSKDVH7KHVDPHWUDQVDFWLRQVDUHXVHGWRLOOXVWUDWHWKDWWKHVDPHSURWRFROZRUNVIRUERWKDQGELWWUDQVDFWLRQV
AD[63::32]DQGC/BE[7::4]#DUHUHVHUYHGGXULQJWKHDGGUHVVSKDVHRIDVLQJOHDGGUHVVSKDVHWUDQVDFWLRQAD[63::32]FRQWDLQGDWDDQGC/BE[7::4]#FRQWDLQE\WHHQDEOHVIRUWKHXSSHUIRXUE\WHVGXULQJELWGDWDSKDVHVRIWKHVHWUDQVDFWLRQVAD[63::32]DQGC/BE[7::4]# DUHGHILQHGGXULQJWKHWZRDGGUHVVSKDVHVRIDGXDODGGUHVVF\FOH'$&DQGGXULQJWKHELWGDWDSKDVHVUHIHUWR6HFWLRQIRUGHWDLOV
)LJXUHLOOXVWUDWHVDPDVWHUUHTXHVWLQJDELWUHDGWUDQVDFWLRQE\DVVHUWLQJREQ64#ZKLFKH[DFWO\PLUURUVFRAME#7KHWDUJHWDFNQRZOHGJHVWKHUHTXHVWE\DVVHUWLQJACK64#ZKLFKPLUURUVDEVSEL#'DWDSKDVHVDUHVWUHWFKHGE\ERWKDJHQWVGHDVVHUWLQJWKHLUUHDG\OLQHVELWVLJQDOVUHTXLUHWKHVDPHWXUQDURXQGF\FOHVDVWKHLUELWFRXQWHUSDUWV
Revision 2.2
103
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]#
ADDRESS
BUS CMD
DATA-3
BE#'s
1 2 3 4 5 6 7 8 9
DAT
A TR
ANSF
ER
DAT
A T
RAN
SFE
R
DAT
A TR
ANSF
ER
WAI
T
ADDRESSPHASE
DATAPHASE
DATAPHASE
WAI
T
DATAPHASE
WAI
T
DATA-2
BE#'s
DATA-1 DATA-5
DATA-6DATA-4
REQ64#
AD[63::32]
C/BE[7::4]#
ACK64#
)LJXUHELW5HDG5HTXHVW:LWKELW7UDQVIHU
)LJXUHLOOXVWUDWHVDPDVWHUUHTXHVWLQJDELWWUDQVIHU7KHELWWDUJHWLVQRWFRQQHFWHGWRREQ64#RUACK64#DQGACK64#LVNHSWLQWKHGHDVVHUWHGVWDWHZLWKDSXOOXS$VIDUDVWKHWDUJHWLVFRQFHUQHGWKLVLVDELWWUDQVIHU7KHPDVWHUFRQYHUWVWKHWUDQVDFWLRQIURPWRELWV6LQFHWKHPDVWHULVFRQYHUWLQJELWGDWDWUDQVIHUVLQWRELWGDWDWUDQVIHUVWKHUHPD\RUPD\QRWEHDQ\E\WHHQDEOHVDVVHUWHGGXULQJDQ\GDWDSKDVHRIWKHWUDQVDFWLRQ7KHUHIRUHDOOELWWDUJHWVPXVWEHDEOHWRKDQGOHGDWDSKDVHVZLWKQRE\WHHQDEOHVDVVHUWHG7KHWDUJHWVKRXOGQRWXVH'LVFRQQHFWRU5HWU\EHFDXVHDGDWDSKDVHLVHQFRXQWHUHGWKDWKDVQRDVVHUWHGE\WHHQDEOHVEXWVKRXOGDVVHUWTRDY#DQGFRPSOHWHWKHGDWDSKDVH+RZHYHUWKHWDUJHWLVDOORZHGWRXVH5HWU\RU'LVFRQQHFWEHFDXVHLWLVLQWHUQDOO\EXV\DQGXQDEOHWRFRPSOHWHWKHGDWDWUDQVIHULQGHSHQGHQWRIZKLFKE\WHHQDEOHVDUHDVVHUWHG7KHPDVWHUUHVHQGVWKHGDWDWKDWRULJLQDOO\DSSHDUHGRQAD[63::32]GXULQJWKHILUVWGDWDSKDVHRQAD[31::00]GXULQJWKHVHFRQGGDWDSKDVH7KHVXEVHTXHQWGDWDSKDVHVDSSHDUH[DFWO\OLNHWKHELWWUDQVIHU,IWKHELWVLJQDOVDUHUHPRYHG)LJXUHDQG)LJXUHDUHLGHQWLFDO
Revision 2.2
104
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]#
ADDRESS
BUS CMD
1 2 3 4 5 6 7 8 9
ADDRESSPHASE
DATAPHASE
DA
TA T
RA
NS
FER
DAT
A TR
ANSF
ER
WA
IT
WA
IT
WAI
T
DAT
A TR
ANSF
ER
DATA-2
DATA-1 DATA-2 DATA-3
C/BE[7::4]#
AD[63::32]
REQ64#
ACK64#
BE#'s-2 BE#'s-3BE#'s-1
BE#'s-2
DATAPHASE
DATAPHASE
)LJXUHELW:ULWH5HTXHVW:LWKELW7UDQVIHU
8VLQJDVLQJOHGDWDSKDVHZLWKELWWUDQVIHUVPD\QRWEHYHU\HIIHFWLYH6LQFHWKHPDVWHUGRHVQRWNQRZKRZWKHWUDQVDFWLRQZLOOEHUHVROYHGZLWKACK64#XQWLODEVSEL#LVUHWXUQHGLWGRHVQRWNQRZWKHFORFNRQZKLFKWRGHDVVHUWFRAME# IRUDELWVLQJOHGDWDSKDVHWUDQVDFWLRQIRDY#PXVWUHPDLQGHDVVHUWHGXQWLOFRAME#VLJQDOLQJLVUHVROYHG7KHVLQJOHELWGDWDSKDVHPD\KDYHWREHVSOLWLQWRWZRELWGDWDSKDVHVZKHQWKHWDUJHWLVRQO\ELWVZKLFKPHDQVDWZRSKDVHELWWUDQVIHULVDWOHDVWDVIDVWDVDRQHSKDVHELWWUDQVIHU
3.8.1. Determining Bus Width During System Initialization
REQ64#LVXVHGGXULQJUHVHWWRGLVWLQJXLVKEHWZHHQSDUWVWKDWDUHFRQQHFWHGWRDELWGDWDSDWKDQGWKRVHWKDWDUHQRW3&,H[SDQVLRQVORWVWKDWVXSSRUWRQO\DELWGDWDSDWKPXVWQRWFRQQHFWREQ64#WRDQ\RWKHUVORWVRUGHYLFHV7KHREQ64#DQGACK64#SLQVDUHORFDWHGLQWKHELWSRUWLRQRIWKHFRQQHFWRU(DFKELWRQO\FRQQHFWRUPXVWKDYHDQLQGLYLGXDOSXOOXSUHVLVWRUIRUREQ64#RQWKHPRWKHUERDUGACK64#LVEXVHGWRDOOELWGHYLFHVDQGVORWVRQWKHPRWKHUERDUGDQGSXOOHGXSZLWKDVLQJOHUHVLVWRUORFDWHGRQWKHPRWKHUERDUGACK64#IRUHDFKELWVORWVPXVWEHGHDVVHUWHGHLWKHUE\FRQQHFWLQJLWWRWKHACK64#VLJQDOFRQQHFWLQJWKHELWGHYLFHVDQGVORWVRUE\LQGLYLGXDOSXOOXSUHVLVWRUVRQWKHPRWKHUERDUG
Revision 2.2
105
REQ64#LVEXVHGWRDOOGHYLFHVRQWKHPRWKHUERDUGLQFOXGLQJ3&,FRQQHFWRUVORWVWKDWVXSSRUWDELWGDWDSDWK7KLVVLJQDOKDVDVLQJOHSXOOXSUHVLVWRURQWKHPRWKHUERDUG7KHFHQWUDOUHVRXUFHPXVWGULYHREQ64#ORZDVVHUWHGGXULQJWKHWLPHWKDWRST#LVDVVHUWHGDFFRUGLQJWRWKHWLPLQJVSHFLILFDWLRQLQ6HFWLRQ'HYLFHVWKDWVHHREQ64#DVVHUWHGRQWKHULVLQJHGJHRIRST#DUHFRQQHFWHGWRWKHELWGDWDSDWKDQGWKRVHWKDWGRQRWVHHREQ64#DVVHUWHGDUHQRWFRQQHFWHG7KLVLQIRUPDWLRQPD\EHXVHGE\WKHFRPSRQHQWWRVWDELOL]HIORDWLQJLQSXWVGXULQJUXQWLPHDVGHVFULEHGEHORZ
REQ64#KDVVHWXSDQGKROGWLPHUHTXLUHPHQWVUHODWLYHWRWKHGHDVVHUWLQJKLJKJRLQJHGJHRIRST#:KLOHRST#LVDVVHUWHGREQ64#LVDV\QFKURQRXVZLWKUHVSHFWWRCLK
:KHQDELWGDWDSDWKLVSURYLGHGAD[63::32]C/BE[7::4]#DQGPAR64UHTXLUHHLWKHUSXOOXSUHVLVWRUVRULQSXWNHHSHUVEHFDXVHWKH\DUHQRWXVHGLQWUDQVDFWLRQVZLWKELWGHYLFHVDQGPD\WKHUHIRUHIORDWWRWKHWKUHVKROGOHYHOFDXVLQJRVFLOODWLRQRUKLJKSRZHUGUDLQWKURXJKWKHLQSXWEXIIHU7KLVSXOOXSRUNHHSHUIXQFWLRQPXVWEHSDUWRIWKHPRWKHUERDUGFHQWUDOUHVRXUFHQRWWKHH[SDQVLRQERDUGUHIHUWR6HFWLRQWRHQVXUHDFRQVLVWHQWVROXWLRQDQGDYRLGSXOOXSFXUUHQWRYHUORDG
:KHQWKHELWGDWDSDWKLVSUHVHQWRQDGHYLFHEXWQRWFRQQHFWHGDVLQDELWFDUGSOXJJHGLQWRDELW3&,VORWWKDW3&,GHYLFHPXVWLQVXUHWKDWLWVLQSXWVGRQRWRVFLOODWHDQGWKDWWKHUHLVQRWDVLJQLILFDQWSRZHUGUDLQWKURXJKWKHLQSXWEXIIHUERWKEHIRUHDQGDIWHUWKHULVLQJHGJHRIRST#7KLVFDQEHGRQHLQDYDULHW\RIZD\VHJELDVLQJWKHLQSXWEXIIHURUDFWLYHO\GULYLQJWKHRXWSXWVFRQWLQXRXVO\VLQFHWKH\DUHQRWFRQQHFWHGWRDQ\WKLQJ([WHUQDOUHVLVWRUVRQDQH[SDQVLRQERDUGRUDQ\VROXWLRQWKDWYLRODWHVWKHLQSXWOHDNDJHVSHFLILFDWLRQDUHSURKLELWHG
:KLOHRST#LVDVVHUWHGWKH3&,GHYLFHIORDWVLWVRXWSXWEXIIHUVIRUWKHH[WHQGHGGDWDSDWKAD[63::32]C/BE[7::4]#DQGPAR64XQOHVVWKHGHYLFHLQSXWEXIIHUVFDQQRWWROHUDWHWKHLULQSXWVIORDWLQJIRUDQLQGHILQLWHO\ORQJRST#SHULRG,IWKHGHYLFHLQSXWEXIIHUVFDQQRWWROHUDWHWKLVWKHFRPSRQHQWPXVWFRQWUROLWVLQSXWVZKLOHRST#LVDVVHUWHG,QWKLVFDVHWKHGHYLFHLVSHUPLWWHGWRHQDEOHLWVRXWSXWVFRQWLQXRXVO\ZKLOHRST#LVDVVHUWHGDQGREQ64#LVGHDVVHUWHGLQGLFDWLQJDELWEXVEXWPXVWGULYHWKHPWRDORJLFORZOHYHOLQFDVHWKHEXVFRQQHFWLRQLVDFWXDOO\ELWVZLGHDQGREQ64#KDVQRW\HWVHWWOHGWRLWVILQDOYDOXH$IWHUWKHGHYLFHGHWHFWVWKDWREQ64#LVGHDVVHUWHGDWWKHULVLQJHGJHRIRST#WKHGHYLFHPXVWFRQWLQXHWRFRQWUROWKHH[WHQGHGEXVWRSURWHFWWKHGHYLFHLQSXWEXIIHUV
3.9. 64-bit Addressing3&,VXSSRUWVPHPRU\DGGUHVVLQJEH\RQGWKHORZ*%E\GHILQLQJDPHFKDQLVPWRWUDQVIHUDELWDGGUHVVIURPWKHPDVWHURIWKHWUDQVDFWLRQWRWKHWDUJHW1RDGGLWLRQDOSLQVDUHUHTXLUHGIRUDRUELWGHYLFHWRVXSSRUWELWDGGUHVVLQJ'HYLFHVWKDWVXSSRUWRQO\ELWDGGUHVVHVDUHPDSSHGLQWRWKHORZ*%RIWKHDGGUHVVVSDFHDQGZRUNWUDQVSDUHQWO\ZLWKGHYLFHVWKDWJHQHUDWHELWDGGUHVVHV2QO\PHPRU\WUDQVDFWLRQVVXSSRUWELWDGGUHVVLQJ
7KHZLGWKRIWKHDGGUHVVLVLQGHSHQGHQWRIWKHZLGWKRIWKHEXVRQHLWKHUWKHPDVWHURUWKHWDUJHW,IERWKWKHPDVWHUDQGWDUJHWVXSSRUWDELWEXVWKHHQWLUHELWDGGUHVVFRXOGWKHRUHWLFDOO\EHSURYLGHGLQDVLQJOHFORFN+RZHYHUWKHPDVWHULVUHTXLUHGLQDOOFDVHVWRXVHWZRFORFNVWRFRPPXQLFDWHDELWDGGUHVVVLQFHWKHZLGWKRIWKHWDUJHW¶VEXVLVQRWNQRZQGXULQJWKHDGGUHVVSKDVH
7KHVWDQGDUG3&,EXVWUDQVDFWLRQVXSSRUWVDELWDGGUHVV6LQJOH$GGUHVV&\FOH6$&ZKHUHWKHDGGUHVVLVYDOLGIRUDVLQJOHFORFNZKHQFRAME#LVILUVWVDPSOHGDVVHUWHG
Revision 2.2
106
7RVXSSRUWWKHWUDQVIHURIDELWDGGUHVVD'XDO$GGUHVV&\FOH'$&EXVFRPPDQGLVXVHGDFFRPSDQLHGZLWKRQHRIWKHGHILQHGEXVFRPPDQGVWRLQGLFDWHWKHGHVLUHGGDWDSKDVHDFWLYLW\IRUWKHWUDQVDFWLRQ7KH'$&XVHVWZRFORFNVWRWUDQVIHUWKHHQWLUHELWDGGUHVVRQWKHAD[31::00]VLJQDOV0DVWHUVWKDWXVHDGGUHVVVWHSSLQJFDQQRWLPSOHPHQWELWDGGUHVVLQJVLQFHWKHUHLVQRPHFKDQLVPIRUGHOD\LQJRUH[WHQGLQJWKHVHFRQGDGGUHVVSKDVH:KHQDELWPDVWHUXVHV'$&ELWDGGUHVVLQJLWPXVWSURYLGHWKHXSSHUELWVRIWKHDGGUHVVRQAD[63::32]DQGWKHDVVRFLDWHGFRPPDQGIRUWKHWUDQVDFWLRQRQC/BE[7::4]#GXULQJERWKDGGUHVVSKDVHVRIWKHWUDQVDFWLRQWRDOORZELWWDUJHWVDGGLWLRQDOWLPHWRGHFRGHWKHWUDQVDFWLRQ
)LJXUHLOOXVWUDWHVD'$&IRUDUHDGWUDQVDFWLRQ,QDEDVLF6$&UHDGWUDQVDFWLRQDWXUQDURXQGF\FOHIROORZVWKHDGGUHVVSKDVH,QWKH'$&UHDGWUDQVDFWLRQDQDGGLWLRQDODGGUHVVSKDVHLVLQVHUWHGEHWZHHQWKHVWDQGDUGDGGUHVVSKDVHDQGWKHWXUQDURXQGF\FOH,QWKHILJXUHWKHILUVWDQGVHFRQGDGGUHVVSKDVHVRFFXURQFORFNDQGUHVSHFWLYHO\7KHWXUQDURXQGF\FOHEHWZHHQWKHDGGUHVVDQGGDWDSKDVHVLVGHOD\HGXQWLOFORFN1RWHFRAME#PXVWEHDVVHUWHGGXULQJERWKDGGUHVVSKDVHVHYHQIRUQRQEXUVWLQJVLQJOHGDWDSKDVHWUDQVDFWLRQV7RDGKHUHWRWKHFRAME#IRDY#UHODWLRQVKLSFRAME#FDQQRWEHGHDVVHUWHGXQWLOIRDY#LVDVVHUWHGIRDY#FDQQRWEHDVVHUWHGXQWLOWKHPDVWHUSURYLGHVGDWDRQDZULWHWUDQVDFWLRQRULVUHDG\WRDFFHSWGDWDRQDUHDGWUDQVDFWLRQ
$'$&LVGHFRGHGE\DSRWHQWLDOWDUJHWZKHQDLVSUHVHQWRQC/BE[3::0]#GXULQJWKHILUVWDGGUHVVSKDVH,IDELWWDUJHWVXSSRUWVELWDGGUHVVLQJLWVWRUHVWKHDGGUHVVWKDWZDVWUDQVIHUUHGRQAD[31::00]DQGSUHSDUHVWRODWFKWKHUHVWRIWKHDGGUHVVRQWKHQH[WFORFN7KHDFWXDOFRPPDQGXVHGIRUWKHWUDQVDFWLRQLVWUDQVIHUUHGGXULQJWKHVHFRQGDGGUHVVSKDVHRQC/BE[3::0]#$ELWWDUJHWLVSHUPLWWHGWRODWFKWKHHQWLUHDGGUHVVRQWKHILUVWDGGUHVVSKDVH2QFHWKHHQWLUHDGGUHVVLVWUDQVIHUUHGDQGWKHFRPPDQGLVODWFKHGWKHWDUJHWGHWHUPLQHVLIDEVSEL#LVWREHDVVHUWHG7KHWDUJHWFDQGRIDVWPHGLXPRUVORZGHFRGHRQHFORFNGHOD\HGIURP6$&GHFRGLQJ$VXEWUDFWLYHGHFRGHDJHQWDGMXVWVWRWKHGHOD\HGGHYLFHVHOHFWLRQWLPLQJHLWKHUE\LJQRULQJWKHHQWLUHWUDQVDFWLRQRUE\GHOD\LQJLWVRZQDVVHUWLRQRIDEVSEL#,IWKHEULGJHGRHVVXSSRUWELWDGGUHVVLQJLWZLOOGHOD\DVVHUWLQJLWVDEVSEL#LILWGRHVVXSSRUWELWDGGUHVVLQJ7KHPDVWHURID'$&ZLOODOVRGHOD\WHUPLQDWLQJWKHWUDQVDFWLRQZLWK0DVWHU$ERUWIRURQHDGGLWLRQDOFORFN
7KHH[HFXWLRQRIDQH[FOXVLYHDFFHVVLVWKHVDPHIRUHLWKHU'$&RU6$&,QHLWKHUFDVHLOCK#LVGHDVVHUWHGGXULQJWKHDGGUHVVSKDVHILUVWFORFNDQGDVVHUWHGGXULQJWKHVHFRQGFORFNZKLFKLVWKHILUVWGDWDSKDVHIRU6$&DQGWKHVHFRQGDGGUHVVSKDVHIRUD'$&$JHQWVPRQLWRULQJWKHWUDQVDFWLRQXQGHUVWDQGWKHORFNUHVRXUFHLVEXV\DQGWKHWDUJHWNQRZVWKHPDVWHULVUHTXHVWLQJDORFNHGRSHUDWLRQ)RUDWDUJHWWKDWVXSSRUWVERWK6$&DQG'$&WKHORJLFWKDWKDQGOHVLOCK#LVWKHVDPH
Revision 2.2
107
FRAME#
CLK
TRDY#
IRDY#
AD[31::00]
DEVSEL#
C/BE[3::0]# BUS CMD BE#[3::0]
1 2 3 4 5 6 7 8
ADDRESSPHASE
DATAPHASE
DATAPHASE
DATA-2
BE#[7::4]
DATA-4AD[63::32]
C/BE[7::4]#
HI - ADDRLO - ADDR DATA-3(2)DATA-1
HI ADDR
DUAL AD
BUS CMD
WAI
T
F M S
DAT
A TR
ANSF
ER
DA
TA T
RAN
SFE
R
Optional
WAI
T
)LJXUH%LW'XDO$GGUHVV5HDG&\FOH
7KHPDVWHUFRPPXQLFDWHVDELWDGGUHVVDVVKRZQLQ)LJXUHUHJDUGOHVVRIZKHWKHUWKHWDUJHWVXSSRUWVDELWRUELWEXV7KHVKDGHGDUHDLQ)LJXUHLVXVHGRQO\ZKHQWKHPDVWHURIWKHDFFHVVVXSSRUWVDELWEXV7KHPDVWHUGULYHVWKHHQWLUHDGGUHVVORZHUDGGUHVVRQAD[31::00]DQGXSSHUDGGUHVVRQAD[63::32]DQGERWKFRPPDQGV'$&RQC/BE[3::0]#DQGWKHDFWXDOEXVFRPPDQGRQC/BE[7::4]#DOOGXULQJWKHLQLWLDODGGUHVVSKDVH2QWKHVHFRQGDGGUHVVSKDVHWKHPDVWHUGULYHVWKHXSSHUDGGUHVVRQAD[31::00]DQGAD[63::32]ZKLOHWKHEXVFRPPDQGLVGULYHQRQC/BE[3::0]#DQGC/BE[7::4]#7KHPDVWHUFDQQRWGHWHUPLQHLIWKHWDUJHWVXSSRUWVDELWGDWDSDWKXQWLOWKHHQWLUHDGGUHVVKDVEHHQWUDQVIHUUHGDQGWKHUHIRUHPXVWDVVXPHDELWWDUJHWZKLOHSURYLGLQJWKHDGGUHVV
,IERWKWKHPDVWHUDQGWDUJHWVXSSRUWDELWEXVWKHQELWDGGUHVVLQJFDXVHVQRDGGLWLRQDOODWHQF\ZKHQGHWHUPLQLQJDEVSEL#VLQFH DOOUHTXLUHGLQIRUPDWLRQIRUFRPPDQGGHFRGLQJLVVXSSOLHGLQWKHILUVWDGGUHVVSKDVH)RUH[DPSOHDELWWDUJHWWKDWQRUPDOO\SHUIRUPVDPHGLXPDEVSEL#GHFRGHIRUD6$&FDQGHFRGHWKHIXOOELWDGGUHVVIURPDELWPDVWHUGXULQJWKHILUVWDGGUHVVSKDVHRIWKH'$&DQGSHUIRUPDIDVWDEVSEL#GHFRGH,IHLWKHUWKHPDVWHURUWKHWDUJHWGRHVQRWVXSSRUWDELWGDWDSDWKRQHDGGLWLRQDOFORFNRIGHOD\ZLOOEHHQFRXQWHUHG
$PDVWHUWKDWVXSSRUWVELWDGGUHVVLQJPXVWJHQHUDWHD6$&LQVWHDGRID'$&ZKHQWKHXSSHUELWVRIWKHDGGUHVVDUH]HUR7KLVDOORZVPDVWHUVWKDWJHQHUDWHELWDGGUHVVHVWRFRPPXQLFDWHZLWKELWDGGUHVVDEOHWDUJHWVYLD6$&7KHW\SHRIDGGUHVVLQJ6$&RU'$&GHSHQGVRQZKHWKHUWKHDGGUHVVLVLQWKHORZ*%DGGUHVVUDQJHRUQRWDQGQRWE\WKHWDUJHWVEXVZLGWKFDSDELOLWLHV
Revision 2.2
108
$ELWDGGUHVVDEOHWDUJHWPXVWDFWOLNHDELWDGGUHVVDEOHWDUJHWUHVSRQGWR6$&WUDQVDFWLRQVZKHQPDSSHGLQWKHORZHU*%DGGUHVVVSDFH,IDELWPDVWHUPXVWDFFHVVWDUJHWVPDSSHGDERYHWKHORZHU*%DGGUHVVVSDFHWKDWPDVWHUPXVWVXSSRUWELWDGGUHVVLQJXVLQJ'$&
3.10. Special Design Considerations7KLVVHFWLRQGHVFULEHVWRSLFVWKDWPHULWDGGLWLRQDOFRPPHQWVRUDUHUHODWHGWR3&,EXWDUHQRWSDUWRIWKHEDVLFRSHUDWLRQRIWKHEXV
7KLUGSDUW\'0$7KLUGSDUW\'0$LVQRWVXSSRUWHGRQ3&,VLQFHVLGHEDQGVLJQDOVDUHQRWVXSSRUWHGRQWKHFRQQHFWRU7KHLQWHQWRI3&,LVWRJURXSWRJHWKHUWKH'0$IXQFWLRQLQGHYLFHVWKDWQHHGPDVWHUFDSDELOLW\DQGWKHUHIRUHWKLUGSDUW\'0$LVQRWVXSSRUWHG
6QRRSLQJ3&,WUDQVDFWLRQV$Q\WUDQVDFWLRQJHQHUDWHGE\DQDJHQWRQ3&,PD\EHVQRRSHGE\DQ\RWKHUDJHQWRQWKHVDPHEXVVHJPHQW6QRRSLQJGRHVQRWZRUNZKHQWKHDJHQWVDUHRQGLIIHUHQW3&,EXVVHJPHQWV,QJHQHUDOWKHVQRRSLQJDJHQWFDQQRWGULYHDQ\3&,VLJQDOEXWPXVWEHDEOHWRRSHUDWHLQGHSHQGHQWO\RIWKHEHKDYLRURIWKHFXUUHQWPDVWHURUWDUJHW
,OOHJDOSURWRFROEHKDYLRU$GHYLFHLVQRWHQFRXUDJHGDFWLYHO\WRFKHFNIRUSURWRFROHUURUV+RZHYHULIDGHYLFHGRHVGHWHFWLOOHJDOSURWRFROHYHQWVDVDFRQVHTXHQFHRIWKHZD\LWLVGHVLJQHGWKHGHVLJQPD\UHWXUQLWVVWDWHPDFKLQHVWDUJHWRUPDVWHUWRDQ,GOHVWDWHDVTXLFNO\DVSRVVLEOHLQDFFRUGDQFHZLWKWKHSURWRFROUXOHVIRUGHDVVHUWLRQDQGWULVWDWHRIVLJQDOVGULYHQE\WKHGHYLFH
9*$SDOHWWHVQRRS7KHDFWLYH9*$GHYLFHDOZD\VUHVSRQGVWRDUHDGRIWKHFRORUSDOHWWHZKLOHHLWKHUWKH9*$RUJUDSKLFVDJHQWZLOOEHSURJUDPPHGWRUHVSRQGWRZULWHWUDQVDFWLRQVWRWKHFRORUSDOHWWHDQGWKHRWKHUZLOOVQRRSLW:KHQDGHYLFH9*$RUJUDSKLFVKDVEHHQSURJUDPPHGWRVQRRSDZULWHWRWKH9*$SDOHWWHUHJLVWHULWPXVWRQO\ODWFKWKHGDWDZKHQIRDY#DQGTRDY#DUHERWKDVVHUWHGRQWKHVDPHULVLQJFORFNHGJHRUZKHQD0DVWHU$ERUWRFFXUV7KHILUVWRSWLRQLVWKHQRUPDOFDVHZKHQD9*$DQGJUDSKLFVGHYLFHDUHSUHVHQWLQWKHVDPHV\VWHP7KHVHFRQGRSWLRQRFFXUVZKHQQRGHYLFHRQWKHFXUUHQWEXVKDVEHHQSURJUDPPHGWRSRVLWLYHO\UHVSRQGWRWKLVUDQJHRIDGGUHVVHV7KLVRFFXUVZKHQWKH3&,VHJPHQWLVJLYHQWKHILUVWULJKWRIUHIXVDODQGDVXEWUDFWLYHGHFRGHGHYLFHLVQRWSUHVHQW,QVRPHV\VWHPVWKLVDFFHVVLVVWLOOIRUZDUGHGWRDQRWKHUEXVZKLFKZLOOFRPSOHWHWKHDFFHVV,QWKLVW\SHRIV\VWHPDGHYLFHWKDWKDVEHHQSURJUDPPHGWRVQRRSZULWHVWRWKHSDOHWWHVKRXOGODWFKWKHGDWDZKHQWKHWUDQVDFWLRQLVWHUPLQDWHGZLWK0DVWHU$ERUW
7KHSDOHWWHVQRRSELWZLOOEHVHWE\WKHV\VWHP%,26ZKHQLWGHWHFWVERWKD9*$GHYLFHDQGDJUDSKLFVDFFHOHUDWRUGHYLFHWKDWDUHRQVHSDUDWHERDUGVRQWKHVDPHEXVRURQWKHVDPHSDWKEXWRQGLIIHUHQWEXVHV
• :KHQERWKDJHQWVDUH3&,GHYLFHVWKDWUHVLGHRQWKHVDPHEXVHLWKHUGHYLFHFDQEHVHWWRVQRRSDQGWKHRWKHUZLOOEHVHWWRSRVLWLYHO\UHVSRQG
• :KHQERWKDUH3&,GHYLFHVWKDWUHVLGHRQGLIIHUHQWEXVHVEXWRQWKHVDPHSDWKWKHILUVWGHYLFHIRXQGLQWKHSDWKZLOOEHVHWWRVQRRSDQGWKHRWKHUGHYLFHPD\EHVHWWRSRVLWLYHO\UHVSRQGRUVQRRSWKHDFFHVV(LWKHURSWLRQZRUNVLQD3&$7FRPSDWLEOHV\VWHPVLQFHDZULWHWUDQVDFWLRQRQD3&,VHJPHQWRWKHUWKDQWKHSULPDU\3&,EXVWKDWLVWHUPLQDWHGZLWK0DVWHU$ERUWLVVLPSO\WHUPLQDWHGDQGWKHGDWDLVGURSSHGDQG0DVWHU$ERUWVDUHQRWUHSRUWHG
Revision 2.2
109
• :KHQRQHGHYLFHLVRQ3&,DQGWKHRWKHULVEHKLQGWKHVXEWUDFWLYHGHFRGHGHYLFHVXFKDVDQ,6$(,6$RU0LFUR&KDQQHOEULGJHWKH3&,GHYLFHZLOOEHVHWWRVQRRSDQGWKHVXEWUDFWLYHGHFRGHGHYLFHZLOODXWRPDWLFDOO\FODLPWKHDFFHVVDQGIRUZDUGLW
7KHRQO\FDVHZKHUHSDOHWWHVQRRSLQJZRXOGEHWXUQHGRIILVZKHQRQO\D9*$GHYLFHQRJUDSKLFVGHYLFHLVSUHVHQWLQWKHV\VWHPRUERWKWKH9*$DQGJUDSKLFVGHYLFHVDUHLQWHJUDWHGWRJHWKHULQWRVLQJOHGHYLFHRUFDUG
1RWH3DOHWWHVQRRSLQJGRHVQRWZRUNZKHQWKH9*$DQGJUDSKLFVGHYLFHVUHVLGHRQGLIIHUHQWEXVHVWKDWDUHQRWRQWKHVDPHSDWK7KLVRFFXUVEHFDXVHRQO\DVLQJOHDJHQWSHUEXVVHJPHQWPD\FODLPWKHDFFHVV7KHUHIRUHRQHDJHQWZLOOQHYHUVHHWKHDFFHVVEHFDXVHLWVEULGJHFDQQRWIRUZDUGWKHDFFHVV:KHQDGHYLFHKDVEHHQSURJUDPPHGWRVQRRSWKHDFFHVVLWFDQQRWLQVHUWZDLWVWDWHVRUGHOD\WKHDFFHVVLQDQ\ZD\DQGWKHUHIRUHPXVWEHDEOHWRODWFKDQGSURFHVVWKHGDWDZLWKRXWGHOD\
)RUPRUHLQIRUPDWLRQRQ3&,VXSSRUWRI9*$GHYLFHVUHIHUWR$SSHQGL[$RIWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQ
3RWHQWLDOGHDGORFNVFHQDULRZKHQXVLQJ3&,WR3&,EULGJHV:DUQLQJ$SRWHQWLDOGHDGORFNZLOORFFXUZKHQDOOWKHIROORZLQJFRQGLWLRQVH[LVWLQDV\VWHP
:KHQ3&,WR3&,EULGJHVDUHVXSSRUWHGLQWKHV\VWHP1RWH,ID3&,H[SDQVLRQERDUGFRQQHFWRULVVXSSRUWHG3&,WR3&,EULGJHVPD\EHSUHVHQWLQWKHV\VWHP
$UHDGDFFHVVRULJLQDWHGE\WKHKRVWEULGJHWDUJHWVD3&,GHYLFHWKDWUHTXLUHVPRUHWKDQDVLQJOHGDWDSKDVHWRFRPSOHWH(LJKWE\WHWUDQVIHURUDQDFFHVVWKDWFURVVHVD':25'ERXQGDU\ZKHQWDUJHWLQJDQDJHQWWKDWUHVSRQGVWRWKLVUHTXHVWDVELWDJHQWRUUHVLGHVRQDELW3&,VHJPHQW
The deadlock occurs when the following steps are met:
$EXUVWUHDGLVLQLWLDWHGRQ3&,E\WKHKRVWEULGJHDQGRQO\WKHILUVWGDWDSKDVHFRPSOHWHV7KLVRFFXUVEHFDXVHHLWKHUWKHWDUJHWRUWKH3&,WR3&,EULGJHLQWKHSDWKWHUPLQDWHVWKHUHTXHVWZLWK'LVFRQQHFW
7KHUHTXHVWSDVVHVWKURXJKD3&,WR3&,EULGJHDQGWKH3&,WR3&,EULGJHDOORZVSRVWHGZULWHGDWDPRYLQJWRZDUGPDLQPHPRU\DIWHUWKHLQLWLDOUHDGFRPSOHWHV
7KHKRVWEULGJHWKDWRULJLQDWHGWKHUHDGUHTXHVWEORFNVWKHSDWKWRPDLQPHPRU\
7KHGHDGORFNRFFXUVEHFDXVHWKH3&,WR3&,EULGJHFDQQRWDOORZDUHDGWRWUDQVYHUVHLWZKLOHKROGLQJSRVWHGZULWHGDWD7KHKRVWEULGJHWKDWLQLWLDWHGWKH3&,DFFHVVFDQQRWDOORZWKH3&,WR3&,EULGJHWRIOXVKGDWDXQWLOLWFRPSOHWHVWKHVHFRQGUHDGEHFDXVHWKHUHLVQRZD\WR³EDFNRII´WKHRULJLQDWLQJDJHQWZLWKRXWORVLQJGDWD,WPXVWEHDVVXPHGWKHUHDGGDWDZDVREWDLQHGIURPDGHYLFHWKDWKDVGHVWUXFWLYHUHDGVLGHHIIHFWV7KHUHIRUHGLVFDUGLQJWKHGDWDDQGUHSHDWLQJWKHDFFHVVLVQRWDQRSWLRQ
,IDOOWKHVHFRQGLWLRQVDUHPHWWKHGHDGORFNZLOORFFXU,IWKHV\VWHPDOORZVDOOWKHFRQGLWLRQVWRH[LVWWKHQWKHKRVWEULGJHLQLWLDWLQJWKHUHDGUHTXHVWPXVWXVHLOCK#WRJXDUDQWHHWKDWWKHUHDGDFFHVVZLOOFRPSOHWHZLWKRXWWKHGHDGORFNFRQGLWLRQVEHLQJPHW7KHIDFWWKDWLOCK#LVDFWLYHIRUWKHWUDQVDFWLRQFDXVHVWKH3&,WR3&,EULGJHWRWXUQRIISRVWLQJXQWLOWKHORFNRSHUDWLRQFRPSOHWHV$ORFNHGRSHUDWLRQFRPSOHWHVZKHQLOCK#LVGHDVVHUWHGZKLOHFRAME#LVGHDVVHUWHG
Revision 2.2
110
1RWH7KHXVHRILOCK#LVRQO\VXSSRUWHGE\3&,WR3&,EULGJHVPRYLQJGRZQVWUHDPDZD\IURPWKHSURFHVVRU7KHUHIRUHWKLVVROXWLRQLVRQO\DSSOLFDEOHWRKRVWEXVEULGJHV
$QRWKHUGHDGORFNWKDWLVVLPLODUWRWKHDERYHGHDGORFNRFFXUVGRLQJDQ,2:ULWHDFFHVVWKDWVWUDGGOHVDQRGG':25'ERXQGDU\7KHVDPHFRQGLWLRQRFFXUVDVWKHUHDGGHDGORFNZKHQWKHKRVWEULGJHFDQQRWDOORZDFFHVVWRPHPRU\XQWLOWKH,2ZULWHFRPSOHWHV+RZHYHULOCK#FDQQRWEHXVHGWRSUHYHQWWKLVGHDGORFNVLQFHORFNHGDFFHVVHVPXVWEHLQLWLDWHGZLWKDUHDGDFFHVV
3RWHQWLDOGDWDLQFRQVLVWHQF\ZKHQDQDJHQWXVHVGHOD\HGWUDQVDFWLRQWHUPLQDWLRQ
'HOD\HG&RPSOHWLRQWUDQVDFWLRQVRQ3&,DUHPDWFKHGE\WKHWDUJHWZLWKWKHUHTXHVWHUE\FRPSDULQJDGGUHVVHVEXVFRPPDQGVDQGE\WHHQDEOHVDQGLIDZULWHZULWHGDWD$VDUHVXOWZKHQWZRPDVWHUVDFFHVVWKHVDPHDGGUHVVZLWKWKHVDPHEXVFRPPDQGDQGE\WHHQDEOHVLWLVSRVVLEOHWKDWRQHPDVWHUZLOOREWDLQWKHGDWDDVVXPLQJWKDWLWLVDUHDGZKLFKZDVDFWXDOO\UHTXHVWHGE\WKHRWKHUPDVWHU,QDSUHIHWFKDEOHUHJLRQWKLVFRQGLWLRQFDQRFFXUHYHQLIWKHE\WHHQDEOHVDQGLQVRPHFDVHVWKHFRPPDQGVRIWKHWZRWUDQVDFWLRQVGRQRWPDWFK$SUHIHWFKDEOHUHJLRQFDQEHGHILQHGE\WKHWDUJHWXVLQJUDQJHUHJLVWHUVRUE\WKHPDVWHUXVLQJWKH0HPRU\5HDG/LQHRU0HPRU\5HDG0XOWLSOHFRPPDQGV7DUJHWVFRPSOHWLQJUHDGDFFHVVHVLQDSUHIHWFKDEOHPHPRU\UDQJHLJQRUHWKHE\WHHQDEOHVDQGFDQDOVRDOLDVWKHPHPRU\UHDGFRPPDQGVZKHQFRPSOHWLQJWKHGHOD\HGUHDGUHTXHVW
,IQRLQWHUYHQLQJZULWHRFFXUVEHWZHHQWKHUHDGLVVXHGE\WKHWZRPDVWHUVWKHUHLVQRGDWDFRQVLVWHQF\LVVXH+RZHYHULIDPDVWHUFRPSOHWHVDPHPRU\ZULWHDQGWKHQUHTXHVWVDUHDGRIWKHVDPHORFDWLRQWKHUHLVDSRVVLELOLW\WKDWWKHUHDGZLOOUHWXUQDVQDSVKRWRIWKDWORFDWLRQZKLFKDFWXDOO\RFFXUUHGSULRUWRWKHZULWHGXHWRD'HOD\HG5HDG5HTXHVWE\DQRWKHUPDVWHUTXHXHGSULRUWRWKHZULWH
7KLVLVRQO\DSUREOHPZKHQPXOWLSOHPDVWHUVRQRQHVLGHRIDEULGJHDUHSROOLQJWKHVDPHORFDWLRQRQWKHRWKHUVLGHRIWKHEULGJHDQGRQHRIWKHPDVWHUVDOVRZULWHVWKHORFDWLRQ$OWKRXJKLWLVGLIILFXOWWRHQYLVLRQDUHDODSSOLFDWLRQZLWKWKHVHFKDUDFWHULVWLFVFRQVLGHUWKHVHTXHQFHEHORZ
0DVWHU$DWWHPSWVDUHDGWRORFDWLRQ;DQGDEULGJHUHVSRQGVWRWKHUHTXHVWXVLQJ'HOD\HG7UDQVDFWLRQVHPDQWLFVTXHXHVD'HOD\HG5HDG5HTXHVW
7KHEULGJHREWDLQVWKHUHTXHVWHGUHDGGDWDDQGWKH'HOD\HG5HTXHVWLVQRZVWRUHGDVD'HOD\HG&RPSOHWLRQLQWKHEULGJH
%HIRUH0DVWHU$LVDEOHWRFRPSOHWHWKHUHDGUHTXHVWREWDLQWKHUHVXOWVVWRUHGLQWKH'HOD\HG&RPSOHWLRQLQWKHEULGJH0DVWHU%GRHVDPHPRU\ZULWHWR/RFDWLRQ;DQGWKHEULGJHSRVWVWKHPHPRU\ZULWHWUDQVDFWLRQ
0DVWHU%WKHQUHDGVORFDWLRQ;XVLQJWKHVDPHDGGUHVVE\WHHQDEOHVDQGEXVFRPPDQGDV0DVWHU$¶VRULJLQDOUHTXHVW1RWHWKDWLIWKHWUDQVDFWLRQUHDGVIURPDSUHIHWFKDEOHORFDWLRQWKHWZRFRPPDQGVFDQEHFRQIXVHGE\WKHEULGJHHYHQLIWKHE\WHHQDEOHSDWWHUQVDQGUHDGFRPPDQGVDUHGLIIHUHQW
7KHEULGJHFRPSOHWHV0DVWHU%¶VUHDGDFFHVVDQGGHOLYHUVUHDGGDWDZKLFKLVDVQDSVKRWRI/RFDWLRQ;SULRUWRWKHPHPRU\ZULWHRI/RFDWLRQ;E\0DVWHU%
6LQFHERWKWUDQVDFWLRQVDUHLGHQWLFDOWKHEULGJHSURYLGHVWKHGDWDWRWKHZURQJPDVWHU,I0DVWHU%WDNHVDFWLRQRQWKHUHDGGDWDWKHQDQHUURUPD\RFFXUVLQFH0DVWHU%ZLOOVHHWKHYDOXHEHIRUHWKHZULWH+RZHYHULIWKHSXUSRVHRIWKHUHDGE\0DVWHU%ZDVWRHQVXUHWKDWWKHZULWHKDGFRPSOHWHGDWWKHGHVWLQDWLRQQRHUURU
Revision 2.2
111
RFFXUVDQGWKHV\VWHPLVFRKHUHQWVLQFHWKHUHDGGDWDLVQRWXVHGGXPP\UHDG,IWKHSXUSRVHRIWKHUHDGLVRQO\WRIOXVKWKHZULWHSRVWHGGDWDLWLVUHFRPPHQGHGWKDWWKHUHDGEHWRDGLIIHUHQW':25'ORFDWLRQRIWKHVDPHGHYLFH7KHQWKHUHDGLQJRIVWDOHGDWDGRHVQRWH[LVW,IWKHUHDGLVWREHFRPSDUHGWRGHFLGHZKDWWRGRLWLVUHFRPPHQGHGWKDWWKHILUVWUHDGEHGLVFDUGHGDQGWKHGHFLVLRQEHEDVHGRQWKHVHFRQGUHDG
7KHDERYHH[DPSOHDSSOLHVHTXDOO\WRDQ,2FRQWUROOHUWKDWXVHV'HOD\HG7UDQVDFWLRQWHUPLQDWLRQ,QWKHDERYHH[DPSOHUHSODFHWKHZRUGEULGJHZLWK,2FRQWUROOHUDQGWKHVDPHSRWHQWLDOSUREOHPH[LVWV
$VLPLODUSUREOHPFDQRFFXULIWKHWZRPDVWHUVDUHQRWVKDULQJWKHVDPHORFDWLRQEXWORFDWLRQVFORVHWRHDFKRWKHUDQGRQHPDVWHUEHJLQVUHDGLQJDWDVPDOOHUDGGUHVVWKDQWKHRQHDFWXDOO\QHHGHG,IWKHVPDOOHUDGGUHVVFRLQFLGHVH[DFWO\ZLWKWKHDGGUHVVRIWKHRWKHUPDVWHU¶VUHDGIURPWKHQHDUORFDWLRQWKHQWKHWZRPDVWHUV¶UHDGVFDQEHVZDSSHGE\DGHYLFHXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQ,IWKHUHLVDQLQWHUYHQLQJZULWHF\FOHWKHQWKHVHFRQGPDVWHUPD\UHFHLYHVWDOHGDWDLHWKHUHVXOWVIURPWKHUHDGZKLFKRFFXUUHGEHIRUHWKHZULWHF\FOH7KHUHVXOWRIWKLVH[DPSOHLVWKHVDPHDVWKHILUVWH[DPSOHVLQFHWKHVWDUWDGGUHVVHVDUHWKHVDPH7RDYRLGWKLVSUREOHPWKHPDVWHUPXVWDGGUHVVWKHGDWDDFWXDOO\UHTXLUHGDQGQRWVWDUWDWDVPDOOHUDGGUHVV
,QVXPPDU\WKLVSUREOHPFDQRQO\RFFXULIWZRPDVWHUVRQRQHVLGHRIDEULGJHDUHVKDULQJORFDWLRQVRQWKHRWKHUVLGHRIWKHEULGJH$OWKRXJKW\SLFDODSSOLFDWLRQVDUHQRWFRQILJXUHGWKLVZD\WKHSUREOHPFDQEHDYRLGHGLIDPDVWHUGRLQJDUHDGIHWFKHVRQO\WKHDFWXDOGDWDLWQHHGVDQGGRHVQRWSUHIHWFKGDWDEHIRUHWKHGHVLUHGGDWDRULIWKHPDVWHUGRHVDGXPP\UHDGDIWHUWKHZULWHWRJXDUDQWHHWKDWWKHZULWHFRPSOHWHV
$QRWKHUGDWDLQFRQVLVWHQF\VLWXDWLRQFDQRFFXUZKHQDVLQJOHPDVWHUFKDQJHVLWVEHKDYLRUEDVHGRQDQHZWUDQVDFWLRQLWUHFHLYHVDIWHUKDYLQJDUHTXHVWWHUPLQDWHGZLWK5HWU\7KHIROORZLQJVHTXHQFHLOOXVWUDWHVWKHGDWDLQFRQVLVWHQF\
$PDVWHULVLQIRUPHGWKDWSRLQWHUDW':25'/RFDWLRQ;LVYDOLG3RLQWHUDW/RFDWLRQ<WKHQH[WVHTXHQWLDO':25'ORFDWLRQLVQRWYDOLG
7KHPDVWHULQLWLDWHVDPHPRU\UHDGWR/RFDWLRQ;DQGLVWHUPLQDWHGZLWK5HWU\7KHPDVWHULQWHQGVWRUHDGRQO\SRLQWHUVLQFHSRLQWHULVLQYDOLG
7KHKRVWEULGJHEHJLQVWRIHWFKWKHFRQWHQWVRI/RFDWLRQ;DVD'HOD\HG7UDQVDFWLRQ
7KHKRVWEULGJHFRPSOHWHVWKHUHDGUHTXHVWSUHIHWFKLQJEH\RQG/RFDWLRQ;WRLQFOXGH/RFDWLRQ<DQGSODFHVWKH'HOD\HG5HDG&RPSOHWLRQLQWKHRXWERXQGTXHXH
7KH&38XSGDWHVSRLQWHULQ/RFDWLRQ<LQPHPRU\
7KH&38XVHVDPHPRU\ZULWHWRLQIRUPWKHPDVWHUWKDWSRLQWHULVYDOLG7KHKRVWEULGJHSRVWVWKHPHPRU\ZULWH2UGHULQJUXOHQXPEHULQ$SSHQGL[(UHTXLUHVWKHKRVWEULGJHWRDOORZWKHSRVWHGPHPRU\ZULWHWUDQVDFWLRQWRSDVVWKH'HOD\HG5HDG&RPSOHWLRQRI/RFDWLRQ;LQFOXGLQJWKHVWDOHYDOXHIURP/RFDWLRQ<
7KHKRVWEULGJHH[HFXWHVWKHSRVWHGPHPRU\ZULWHRQWKH3&,EXVLQIRUPLQJWKHPDVWHUWKDWSRLQWHULQQRZYDOLG
7KHPDVWHUUHSHDWVWKHRULJLQDOPHPRU\UHDGWR/RFDWLRQ;EXWEHFDXVHSRLQWHULQQRZYDOLGLWH[WHQGVWKHWUDQVDFWLRQDQGREWDLQVWZR':25'6LQFOXGLQJ/RFDWLRQ<
Revision 2.2
112
7KHGDWDWKHPDVWHUUHFHLYHGIURP/RFDWLRQ<LVVWDOH7RSUHYHQWWKLVGDWDLQFRQVLVWHQF\IURPRFFXUULQJWKHPDVWHULVQRWDOORZHGWRH[WHQGDPHPRU\UHDGWUDQVDFWLRQEH\RQGLWVRULJLQDOLQWHQGHGOLPLWVDIWHULWKDVEHHQWHUPLQDWHGZLWK5HWU\
3HHUWRSHHUWUDQVDFWLRQVFURVVLQJPXOWLSOHKRVWEULGJHV
3&,KRVWEULGJHVPD\EXWDUHQRWUHTXLUHGWRVXSSRUW3&,SHHUWRSHHUWUDQVDFWLRQVWKDWWUDYHUVHPXOWLSOH3&,KRVWEULGJHV
7KHHIIHFWRI3&,WR3&,EULGJHVRQWKH3&,FORFNVSHFLILFDWLRQ
7KHWLPLQJSDUDPHWHUVIRUCLKIRU3&,H[SDQVLRQFRQQHFWRUVDUHVSHFLILHGDWWKHLQSXWRIWKHGHYLFHLQWKHVORW5HIHUWR6HFWLRQDQG6HFWLRQIRUPRUHLQIRUPDWLRQ/LNHDOOVLJQDOVRQWKHFRQQHFWRURQO\DVLQJOHORDGLVSHUPLWWHGRQCLKLQHDFKVORW$QH[SDQVLRQERDUGWKDWXVHVVHYHUDOGHYLFHVEHKLQGD3&,WR3&,EULGJHPXVWDFFRPPRGDWHWKHFORFNEXIIHULQJUHTXLUHPHQWVRIWKDWEULGJH)RUH[DPSOHLIWKHEULGJH¶VFORFNEXIIHUDIIHFWVWKHGXW\F\FOHRICLKWKHUHVWRIWKHGHYLFHVRQWKHH[SDQVLRQERDUGPXVWDFFHSWWKHGLIIHUHQWGXW\F\FOH,WLVWKHUHVSRQVLELOLW\RIWKHH[SDQVLRQERDUGGHVLJQHUWRFKRRVHFRPSRQHQWVZLWKFRPSDWLEOHCLKVSHFLILFDWLRQV
7KHV\VWHPPXVWDOZD\VJXDUDQWHHWKHWLPLQJSDUDPHWHUVIRUCLKVSHFLILHGLQ6HFWLRQDQG6HFWLRQDWWKHLQSXWRIWKHGHYLFHLQD3&,H[SDQVLRQVORWHYHQLIWKHPRWKHUERDUGSODFHV3&,H[SDQVLRQVORWVRQWKHVHFRQGDU\VLGHRID3&,WR3&,EULGJH,WLVWKHUHVSRQVLELOLW\RIWKHPRWKHUERDUGGHVLJQHUWRFKRRVHFORFNVRXUFHVDQG3&,WR3&,EULGJHVWKDWZLOOJXDUDQWHHWKLVVSHFLILFDWLRQIRUDOOVORWV
'HYLFHVFDQQRWGULYHDQGUHFHLYHVLJQDOVDWWKHVDPHWLPH
%XVWLPLQJUHTXLUHVWKDWQRGHYLFHERWKGULYHDQGUHFHLYHDVLJQDORQWKHEXVDWWKHVDPHWLPH6\VWHPWLPLQJDQDO\VLVFRQVLGHUVWKHZRUVWVLJQDOSURSDJDWLRQFDVHWREHZKHQRQHGHYLFHGULYHVDVLJQDODQGWKHVLJQDOVHWWOHVDWWKHLQSXWRIDOORWKHUGHYLFHVRQWKHEXV,QPRVWFDVHVWKHVLJQDOZLOOQRWVHWWOHDWWKHGULYLQJGHYLFHXQWLOVRPHWLPHDIWHULWKDVVHWWOHGDWDOORWKHUGHYLFHV5HIHUWR6HFWLRQDQG6HFWLRQIRUDGHVFULSWLRQRI7SURS
Logic internal to a device must never use the signal received from the bus while thatdevice is driving the bus. If internal logic requires the state of a bus signal while thedevice is driving the bus, that logic must use the internal signal (the one going to theoutput buffer of the device) rather than the signal received from the device inputbuffer. For example, if logic internal to a device continuously monitors the state ofFRAME# on the bus, that logic must use the signal from the device input bufferwhen the device is not the current bus master, and it must use the internallygenerated FRAME# when the device is the current bus master.
Revision 2.2
113
Chapter 4Electrical Specification
4.1. Overview7KLVFKDSWHUGHILQHVDOOWKHHOHFWULFDOFKDUDFWHULVWLFVDQGFRQVWUDLQWVRI3&,FRPSRQHQWVV\VWHPVDQGH[SDQVLRQERDUGVLQFOXGLQJSLQDVVLJQPHQWRQWKHH[SDQVLRQERDUGFRQQHFWRUZKHQWKHRSHUDWLQJIUHTXHQF\LVDWRUEHORZ0+]5HIHUWR&KDSWHUIRUUHTXLUHPHQWVZKHQWKHRSHUDWLQJIUHTXHQF\LVDERYH0+]7KLVFKDSWHULVGLYLGHGLQWRPDMRUVHFWLRQVFRYHULQJLQWHJUDWHGFLUFXLWFRPSRQHQWV6HFWLRQV\VWHPVRUPRWKHUERDUGV6HFWLRQDQGH[SDQVLRQERDUGV6HFWLRQ(DFKVHFWLRQFRQWDLQVWKHUHTXLUHPHQWVWKDWPXVWEHPHWE\WKHUHVSHFWLYHSURGXFWDVZHOODVWKHDVVXPSWLRQVLWPD\PDNHDERXWWKHHQYLURQPHQWSURYLGHG:KLOHHYHU\DWWHPSWZDVPDGHWRPDNHWKHVHVHFWLRQVVHOIFRQWDLQHGWKHUHDUHLQYDULDEO\GHSHQGHQFLHVEHWZHHQVHFWLRQVVRWKDWLWLVQHFHVVDU\WKDWDOOYHQGRUVEHIDPLOLDUZLWKDOOWKUHHDUHDV7KH3&,HOHFWULFDOGHILQLWLRQSURYLGHVIRUERWK9DQG9VLJQDOLQJHQYLURQPHQWV7KHVHVKRXOGQRWEHFRQIXVHGZLWK9DQG9FRPSRQHQWWHFKQRORJLHV$9FRPSRQHQWFDQEHGHVLJQHGWRZRUNLQD9VLJQDOLQJHQYLURQPHQWDQGYLFHYHUVDFRPSRQHQWWHFKQRORJLHVFDQEHPL[HGLQHLWKHUVLJQDOLQJHQYLURQPHQW7KHVLJQDOLQJHQYLURQPHQWVFDQQRWEHPL[HGDOOFRPSRQHQWVRQDJLYHQ3&,EXVPXVWXVHWKHVDPHVLJQDOLQJFRQYHQWLRQRI9RU9
4.1.1. 5V to 3.3V Transition Road Map
2QHJRDORIWKH3&,HOHFWULFDOVSHFLILFDWLRQLVWRSURYLGHDTXLFNDQGHDV\WUDQVLWLRQIURP9WR9FRPSRQHQWWHFKQRORJ\,QRUGHUWRIDFLOLWDWHWKLVWUDQVLWLRQ3&,GHILQHVWZRH[SDQVLRQERDUGFRQQHFWRUV−RQHIRUWKH9VLJQDOLQJHQYLURQPHQWDQGRQHIRUWKH9VLJQDOLQJHQYLURQPHQW−DQGWKUHHERDUGHOHFWULFDOW\SHVDVVKRZQLQ)LJXUH$FRQQHFWRUNH\LQJV\VWHPSUHYHQWVDERDUGIURPEHLQJLQVHUWHGLQWRDQLQDSSURSULDWHVORW
7KHPRWKHUERDUGLQFOXGLQJFRQQHFWRUVGHILQHVWKHVLJQDOLQJHQYLURQPHQWIRUWKHEXVZKHWKHULWEH9RU97KH9H[SDQVLRQERDUGLVGHVLJQHGWRZRUNRQO\LQD9VLJQDOLQJHQYLURQPHQWDQGWKHUHIRUHFDQRQO\EHSOXJJHGLQWRWKH9FRQQHFWRU6LPLODUO\WKH9H[SDQVLRQERDUGLVGHVLJQHGWRZRUNRQO\LQWKH9VLJQDOLQJHQYLURQPHQW+RZHYHUWKH8QLYHUVDOH[SDQVLRQERDUGLVFDSDEOHRIGHWHFWLQJWKHVLJQDOLQJHQYLURQPHQWLQXVHDQGDGDSWLQJLWVHOIWRWKDWHQYLURQPHQW,WFDQWKHUHIRUHEHSOXJJHGLQWRHLWKHUFRQQHFWRUW\SH$OOWKUHHERDUGW\SHVGHILQHFRQQHFWLRQVWRERWK9DQG9SRZHUVXSSOLHVDQGPD\FRQWDLQHLWKHU9DQGRU9FRPSRQHQWV7KHGLVWLQFWLRQEHWZHHQERDUGW\SHVLVWKHVLJQDOLQJSURWRFROWKH\XVHQRWWKHSRZHUUDLOVWKH\FRQQHFWWRQRUWKHFRPSRQHQWWHFKQRORJ\WKH\FRQWDLQ
Revision 2.2
114
"5 volt" Connector "3.3 volt" Connector
Dual Voltage Signaling BoardI/O buffers powered on
connector dependent rail
"5 volt" BoardI/O buffers powered on
5 volt rail
"3.3 volt" BoardI/O buffers powered on
3.3 volt rail
)LJXUH3&,%RDUG&RQQHFWRUV
3&,FRPSRQHQWVRQWKH8QLYHUVDOERDUGPXVWXVH,2EXIIHUVWKDWFDQEHFRPSOLDQWZLWKHLWKHUWKH9RU9VLJQDOLQJHQYLURQPHQW:KLOHWKHUHDUHPXOWLSOHEXIIHULPSOHPHQWDWLRQVWKDWFDQDFKLHYHWKLVGXDOHQYLURQPHQWFRPSOLDQFHLWLVLQWHQGHGWKDWWKH\EHGXDOYROWDJHEXIIHUVLHFDSDEOHRIRSHUDWLQJIURPHLWKHUSRZHUUDLO7KH\VKRXOGEHSRZHUHGIURP,2GHVLJQDWHGSRZHUSLQVRQ3&,FRQQHFWRUVWKDWZLOODOZD\VEHFRQQHFWHGWRWKHSRZHUUDLODVVRFLDWHGZLWKWKHVLJQDOLQJHQYLURQPHQWLQXVH7KLVPHDQVWKDWLQWKH9VLJQDOLQJHQYLURQPHQWWKHVHEXIIHUVDUHSRZHUHGRQWKH9UDLO:KHQWKHVDPHERDUGLVSOXJJHGLQWRD9FRQQHFWRUWKHVHEXIIHUVDUHSRZHUHGRQWKH9UDLO7KLVHQDEOHVWKH8QLYHUVDOERDUGWREHFRPSOLDQWZLWKHLWKHUVLJQDOLQJHQYLURQPHQW
7KHLQWHQWRIWKLVWUDQVLWLRQDSSURDFKLVWRPRYH9FRPSRQHQWWHFKQRORJ\LQWRWKH9VLJQDOLQJHQYLURQPHQWUDWKHUWKDQIRUFLQJ9FRPSRQHQWWHFKQRORJ\WRRSHUDWHLQD9VLJQDOLQJHQYLURQPHQW:KLOHWKHODWWHUFDQEHGRQHLWLVPRUHGLIILFXOWDQGPRUHH[SHQVLYHHVSHFLDOO\LQDQXQWHUPLQDWHGPRGXODUEXVHQYLURQPHQW7KHSUHIHUUHGDOWHUQDWLYHPRYLQJ9FRPSRQHQWVLQWRD9VLJQDOLQJHQYLURQPHQWFDQEHGRQHZLWKRXWDQ\LQFUHPHQWDOFRVWDQGKDVLQDGGLWLRQVRPHVLJQDOSHUIRUPDQFHEHQHILWV
$OOQHZFRPSRQHQWGHVLJQVDUHUHFRPPHQGHGWRXVHWKHGXDOYROWDJHEXIIHUV$OOQHZH[SDQVLRQERDUGVDUHUHFRPPHQGHGWREH8QLYHUVDOERDUGV7KLVDOORZVH[SDQVLRQERDUGVEDVHGRQ9FRPSRQHQWWHFKQRORJ\WREHXVHGLQERWK9DQG9V\VWHPVWKXVHQDEOLQJWKHPRYHWR9V\VWHPV
27 While the primary goal of the PCI 5V to 3.3V transition strategy is to spare vendors the burden andexpense of implementing 3.3V parts that are "5V tolerant," such parts are not excluded. If a PCI componentof this type is used on the Universal board, its I/O buffers may optionally be connected to the 3.3V railrather than the "I/O" designated power pins; but high clamp diodes must still be connected to the "I/O"designated power pins. (Refer to the last paragraph of Section 4.2.1.2. - "Clamping directly to the 3.3V railwith a simple diode must never be used in the 5V signaling environment.") Since the effective operation ofthese high clamp diodes may be critical to both signal quality and device reliability, the designer mustprovide enough extra "I/O" designated power pins on a component to handle the current spikes associatedwith the 5V maximum AC waveforms (Section 4.2.1.3.).
Revision 2.2
115
4.1.2. Dynamic vs. Static Drive Specification
7KH3&,EXVKDVWZRHOHFWULFDOFKDUDFWHULVWLFVWKDWPRWLYDWHDGLIIHUHQWDSSURDFKWRVSHFLI\LQJ,2EXIIHUFKDUDFWHULVWLFV)LUVW3&,LVD&026EXVZKLFKPHDQVWKDWVWHDG\VWDWHFXUUHQWVDIWHUVZLWFKLQJWUDQVLHQWVKDYHGLHGRXWDUHPLQLPDO,QIDFWWKHPDMRULW\RIWKH'&GULYHFXUUHQWLVVSHQWRQSXOOXSUHVLVWRUV6HFRQG3&,LVEDVHGRQUHIOHFWHGZDYHUDWKHUWKDQLQFLGHQWZDYHVLJQDOLQJ7KLVPHDQVWKDWEXVGULYHUVDUHVL]HGWRRQO\VZLWFKWKHEXVKDOIZD\WRWKHUHTXLUHGKLJKRUORZYROWDJH7KHHOHFWULFDOZDYHSURSDJDWHVGRZQWKHEXVUHIOHFWVRIIWKHXQWHUPLQDWHGHQGDQGEDFNWRWKHSRLQWRIRULJLQWKHUHE\GRXEOLQJWKHLQLWLDOYROWDJHH[FXUVLRQWRDFKLHYHWKHUHTXLUHGYROWDJHOHYHO7KHEXVGULYHULVDFWXDOO\LQWKHPLGGOHRILWVVZLWFKLQJUDQJHGXULQJWKLVSURSDJDWLRQWLPHZKLFKODVWVXSWRQVRQHWKLUGRIWKHEXVF\FOHWLPHDW0+]
3&,EXVGULYHUVVSHQGWKLVUHODWLYHO\ODUJHSURSRUWLRQRIWLPHLQWUDQVLHQWVZLWFKLQJDQGWKH'&FXUUHQWLVPLQLPDOVRWKHW\SLFDODSSURDFKRIVSHFLI\LQJEXIIHUVEDVHGRQWKHLU'&FXUUHQWVRXUFLQJFDSDELOLW\LVQRWXVHIXO3&,EXVGULYHUVDUHVSHFLILHGLQWHUPVRIWKHLU$&VZLWFKLQJFKDUDFWHULVWLFVUDWKHUWKDQ'&GULYH6SHFLILFDOO\WKHYROWDJHWRFXUUHQWUHODWLRQVKLS9,FXUYHRIWKHGULYHUWKURXJKLWVDFWLYHVZLWFKLQJUDQJHLVWKHSULPDU\PHDQVRIVSHFLILFDWLRQ7KHVH9,FXUYHVDUHWDUJHWHGDWDFKLHYLQJDFFHSWDEOHVZLWFKLQJEHKDYLRULQW\SLFDOFRQILJXUDWLRQVRIVL[ORDGVRQWKHPRWKHUERDUGDQGWZRH[SDQVLRQFRQQHFWRUVRUWZRORDGVRQWKHPRWKHUERDUGDQGIRXUH[SDQVLRQFRQQHFWRUV+RZHYHULWLVSRVVLEOHWRDFKLHYHGLIIHUHQWRUODUJHUFRQILJXUDWLRQVGHSHQGLQJRQWKHDFWXDOHTXLSPHQWSUDFWLFHOD\RXWDUUDQJHPHQWORDGHGLPSHGDQFHRIWKHPRWKHUERDUGHWF
4.2. Component Specification7KLVVHFWLRQVSHFLILHVWKHHOHFWULFDODQGWLPLQJSDUDPHWHUVIRU3&,FRPSRQHQWVLHLQWHJUDWHGFLUFXLWGHYLFHV%RWK9DQG9UDLOWRUDLOVLJQDOLQJHQYLURQPHQWVDUHGHILQHG7KH9HQYLURQPHQWLVEDVHGRQDEVROXWHVZLWFKLQJYROWDJHVLQRUGHUWREHFRPSDWLEOHZLWK77/VZLWFKLQJOHYHOV7KH9HQYLURQPHQWRQWKHRWKHUKDQGLVEDVHGRQ9FFUHODWLYHVZLWFKLQJYROWDJHVDQGLVDQRSWLPL]HG&026DSSURDFK7KHLQWHQWRIWKHHOHFWULFDOVSHFLILFDWLRQLVWKDWFRPSRQHQWVFRQQHFWGLUHFWO\WRJHWKHUZKHWKHURQWKHSODQDURUDQH[SDQVLRQERDUGZLWKRXWDQ\H[WHUQDOEXIIHUVRURWKHUJOXH
7KHVHVSHFLILFDWLRQVDUHLQWHQGHGWRSURYLGHDGHVLJQGHILQLWLRQRI3&,FRPSRQHQWHOHFWULFDOFRPSOLDQFHDQGDUHQRWLQJHQHUDOLQWHQGHGDVDFWXDOWHVWVSHFLILFDWLRQV6RPHRIWKHHOHPHQWVRIWKLVGHVLJQGHILQLWLRQFDQQRWEHWHVWHGLQDQ\SUDFWLFDOZD\EXWPXVWEHJXDUDQWHHGE\GHVLJQFKDUDFWHUL]DWLRQ,WLVWKHUHVSRQVLELOLW\RIFRPSRQHQWGHVLJQHUVDQG$6,&YHQGRUVWRGHYLVHDQDSSURSULDWHFRPELQDWLRQRIGHYLFHFKDUDFWHUL]DWLRQDQGSURGXFWLRQWHVWVFRUUHODWHGWRWKHSDUDPHWHUVKHUHLQLQRUGHUWRJXDUDQWHHWKH3&,FRPSRQHQWFRPSOLHVZLWKWKLVGHVLJQGHILQLWLRQ$OOFRPSRQHQWVSHFLILFDWLRQVKDYHUHIHUHQFHWRDSDFNDJHGFRPSRQHQWDQGWKHUHIRUHLQFOXGHSDFNDJHSDUDVLWLFV8QOHVVVSHFLILFDOO\VWDWHGRWKHUZLVHFRPSRQHQWSDUDPHWHUVDSSO\DWWKHSDFNDJHSLQVQRWDWEDUHVLOLFRQSDGVQRUDWH[SDQVLRQERDUGHGJHFRQQHFWRUV
28 It may be desirable to perform some production tests at bare silicon pads. Such tests may have differentparameters than those specified here and must be correlated back to this specification.
Revision 2.2
116
7KHLQWHQWRIWKLVVSHFLILFDWLRQLVWKDWFRPSRQHQWVRSHUDWHZLWKLQWKHFRPPHUFLDOUDQJHRIHQYLURQPHQWDOSDUDPHWHUV+RZHYHUWKLVGRHVQRWSUHFOXGHWKHRSWLRQRIRWKHURSHUDWLQJHQYLURQPHQWVDWWKHYHQGRUVGLVFUHWLRQ
3&,RXWSXWEXIIHUVDUHVSHFLILHGLQWHUPVRIWKHLU9,FXUYHV/LPLWVRQDFFHSWDEOH9,FXUYHVSURYLGHIRUDPD[LPXPRXWSXWLPSHGDQFHWKDWFDQDFKLHYHDQDFFHSWDEOHILUVWVWHSYROWDJHLQW\SLFDOFRQILJXUDWLRQVDQGIRUDPLQLPXPRXWSXWLPSHGDQFHWKDWNHHSVWKHUHIOHFWHGZDYHZLWKLQUHDVRQDEOHERXQGV3XOOXSDQGSXOOGRZQVLGHVRIWKHEXIIHUKDYHVHSDUDWH9,FXUYHVZKLFKDUHSURYLGHGZLWKWKHSDUDPHWULFVSHFLILFDWLRQ7KHHIIHFWLYHEXIIHUVWUHQJWKLVSULPDULO\VSHFLILHGE\DQ$&GULYHSRLQWZKLFKGHILQHVDQDFFHSWDEOHILUVWVWHSYROWDJHERWKKLJKJRLQJDQGORZJRLQJWRJHWKHUZLWKUHTXLUHGFXUUHQWVWRDFKLHYHWKDWYROWDJHLQW\SLFDOFRQILJXUDWLRQV7KH'&GULYHSRLQWVSHFLILHVVWHDG\VWDWHFRQGLWLRQVWKDWPXVWEHPDLQWDLQHGEXWLQD&026HQYLURQPHQWWKHVHDUHPLQLPDODQGGRQRWLQGLFDWHUHDORXWSXWGULYHVWUHQJWK7KHVKDGHGDUHDVRQWKH9,FXUYHVVKRZQLQ)LJXUHVDQGGHILQHWKHDOORZDEOHUDQJHIRURXWSXWFKDUDFWHULVWLFV
,WLVSRVVLEOHWRXVHZHDNHURXWSXWGULYHUVWKDWGRQRWFRPSO\ZLWKWKH9,FXUYHVRUPHHWWKHWLPLQJSDUDPHWHUVLQWKLVFKDSWHULIWKH\DUHVHWXSWRGRFRQWLQXRXVVWHSSLQJDVGHVFULEHGLQ6HFWLRQ+RZHYHUWKLVSUDFWLFHLVVWURQJO\GLVFRXUDJHGDVLWFUHDWHVYLRODWLRQVRIWKHLQSXWVHWXSWLPHDWDOOLQSXWVDVZHOODVKDYLQJVLJQLILFDQWQHJDWLYHSHUIRUPDQFHLPSDFWV,QDQ\FDVHDOORXWSXWGULYHUVPXVWPHHWWKHWXUQRIIIORDWWLPLQJVSHFLILFDWLRQ
'&SDUDPHWHUVPXVWEHVXVWDLQDEOHXQGHUVWHDG\VWDWH'&FRQGLWLRQV$&SDUDPHWHUVPXVWEHJXDUDQWHHGXQGHUWUDQVLHQWVZLWFKLQJ$&FRQGLWLRQVZKLFKPD\UHSUHVHQWXSWRRIWKHFORFNF\FOH7KHVLJQRQDOOFXUUHQWSDUDPHWHUVGLUHFWLRQRIFXUUHQWIORZLVUHIHUHQFHGWRDJURXQGLQVLGHWKHFRPSRQHQWWKDWLVSRVLWLYHFXUUHQWVIORZLQWRWKHFRPSRQHQWZKLOHQHJDWLYHFXUUHQWVIORZRXWRIWKHFRPSRQHQW7KHEHKDYLRURIUHVHWRST#LVGHVFULEHGLQ6HFWLRQV\VWHPVSHFLILFDWLRQUDWKHUWKDQLQWKLVFRPSRQHQWVHFWLRQ
7KHRSWLRQDOPME# VLJQDOLVXQLTXHEHFDXVHRILWVXVHZKHQWKHV\VWHPLVLQDORZSRZHUVWDWHLQZKLFKWKH3&,EXVDQGDOOWKHSHULSKHUDOVDWWDFKHGWRLWZLOOVRPHWLPHVKDYHSRZHUUHPRYHG7KLVUHTXLUHVFDUHIXOGHVLJQWRHQVXUHWKDWDYROWDJHDSSOLHGWRWKHPME#SLQZLOOQHYHUFDXVHGDPDJHWRWKHSDUWHYHQLIWKHFRPSRQHQW¶V9FFSLQVDUHQRWSRZHUHG$GGLWLRQDOO\WKHGHYLFHPXVWHQVXUHWKDWLWGRHVQRWSXOOWKHVLJQDOWRJURXQGXQOHVVWKHPME#VLJQDOLVEHLQJLQWHQWLRQDOO\DVVHUWHG6HHWKH3&,3RZHU0DQDJHPHQW,QWHUIDFH6SHFLILFDWLRQIRUUHTXLUHPHQWVIRUPME#LQV\VWHPVWKDWVXSSRUWLW
Revision 2.2
117
4.2.1. 5V Signaling Environment
4.2.1.1. DC Specifications
7DEOHVXPPDUL]HVWKH'&VSHFLILFDWLRQVIRU9VLJQDOLQJ
7DEOH'&6SHFLILFDWLRQVIRU96LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
Vcc Supply Voltage 4.75 5.25 V
Vih Input High Voltage 2.0 Vcc+0.5 V
Vil Input Low Voltage -0.5 0.8 V
Iih Input High LeakageCurrent
Vin = 2.7 70 µA 1
Iil Input Low LeakageCurrent
Vin = 0.5 -70 µA 1
Voh Output High Voltage Iout = -2 mA 2.4 V
Vol Output Low Voltage Iout = 3 mA, 6 mA 0.55 V 2
Cin Input Pin Capacitance 10 pF 3
Cclk CLK Pin Capacitance 5 12 pF
CIDSEL IDSEL Pin Capacitance 8 pF 4
Lpin Pin Inductance 20 nH 5
IOff PME# input leakage Vo ≤ 5.25 VVcc off or floating
– 1 µA 6
NOTES:
1. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state outputs.
2. Signals without pull-up resistors must have 3 mA low output current. Signals requiring pull up must have6 mA; the latter include, FRAME#, TRDY#, IRDY#, DEVSEL#, STOP#, SERR#, PERR#, LOCK#, INTA#,INTB#, INTC#, INTD#, and, when used, AD[63::32], C/BE[7::4]#, PAR64, REQ64#, and ACK64#.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted tomotherboard-only devices up to 16 pF, in order to accommodate PGA packaging. This means, in general,that components for expansion boards need to use alternatives to ceramic PGA packaging (i.e., PQFP,SGA, etc.).
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].
5. This is a recommendation, not an absolute requirement. The actual value should be provided with thecomponent data sheet.
6. This input leakage is the maximum allowable leakage into the PME# open drain driver when power isremoved from Vcc of the component. This assumes that no event has occurred to cause the device toattempt to assert PME#.
5HIHUWR6HFWLRQIRUVSHFLDOUHTXLUHPHQWVIRUAD[63::32]C/BE[7::4]#DQGPAR64ZKHQWKH\DUHQRWFRQQHFWHGDVLQDELWH[SDQVLRQERDUGLQVWDOOHGLQDELWFRQQHFWRU
Revision 2.2
118
4.2.1.2. AC Specifications
7DEOHVXPPDUL]HVWKH$&VSHFLILFDWLRQVIRU9VLJQDOLQJ
7DEOH$&6SHFLILFDWLRQVIRU96LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
Ioh(AC) Switching0<Vout<1.4 -44 mA 1
Current High 1.4<Vout<2.4 -44+(Vout-1.4)/0.024 mA 1, 2
3.1<Vout<Vcc Eqt’n A 1, 3
(Test Point) Vout = 3.1 -142 mA 3
Iol(AC) SwitchingVout > 2.2 95 mA 1
Current Low 2.2>Vout>0.55 Vout/0.023 mA 1
0.71>Vout>0 Eqt’n B 1, 3
(Test Point) Vout = 0.71 206 mA 3
Icl Low ClampCurrent
-5 < Vin ≤ -1 -25+(Vin+1)/0.015 mA
slewr Output Rise SlewRate
0.4V to 2.4V load 1 5 V / ns 4
slewf Output Fall SlewRate
2.4V to 0.4V load 1 5 V / ns 4
NOTES:
1. Refer to the V/I curves in Figure 4-2. Switching current characteristics for REQ# and GNT# are permittedto be one half of that specified here; i.e., half size output drivers may be used on these signals. Thisspecification does not apply to CLK and RST# which are system outputs. "Switching Current High"specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, and INTD# which are open drainoutputs.
2. Note that this segment of the minimum current curve is drawn from the AC drive point directly to the DCdrive point rather than toward the voltage rail (as is done in the pull-down curve). This difference isintended to allow for an optional N-channel pull-up.
3. Maximum current requirements must be met as drivers pull beyond the first step voltage. Equationsdefining these maximums (A and B) are provided with the respective diagrams in Figure 4-3. Theequation-defined maximums should be met by design. In order to facilitate component testing, amaximum current test point is defined for each side of the output driver.
Revision 2.2
119
4. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than theinstantaneous rate at any point within the transition range. The specified load (diagram below) is optional;i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCILocal Bus Specification. However, adherence to both maximum and minimum parameters is required (themaximum is not simply a guideline). Since adherence to the maximum slew rate was not required prior torevision 2.1 of the specification, there may be components in the market for some time that have fasteredge rates; therefore, motherboard designers must bear in mind that rise and fall times faster than thisspecification could occur and should ensure that signal integrity modeling accounts for this. Rise slewrate does not apply to open drain outputs.
1K Ω10 pF
outputbuffer
pin 1/2 in. max.
Vcc
1K Ω
7KHPLQLPXPDQGPD[LPXPGULYHFKDUDFWHULVWLFVRI3&,RXWSXWEXIIHUVDUHGHILQHGE\9,FXUYHV7KHVHFXUYHVVKRXOGEHLQWHUSUHWHGDVWUDGLWLRQDO³'&´WUDQVLVWRUFXUYHVZLWKWKHIROORZLQJH[FHSWLRQVWKH³'&'ULYH3RLQW´LVWKHRQO\SRVLWLRQRQWKHFXUYHVDWZKLFKVWHDG\VWDWHRSHUDWLRQLVLQWHQGHGZKLOHWKHKLJKHUFXUUHQWSDUWVRIWKHFXUYHVDUHRQO\UHDFKHGPRPHQWDULO\GXULQJEXVVZLWFKLQJWUDQVLHQWV7KH³$&'ULYH3RLQW´WKHUHDOGHILQLWLRQRIEXIIHUVWUHQJWKGHILQHVWKHPLQLPXPLQVWDQWDQHRXVFXUUHQWFXUYHUHTXLUHGWRVZLWFKWKHEXVZLWKDVLQJOHUHIOHFWLRQ)URPDTXLHVFHQWRUVWHDG\VWDWHWKHFXUUHQWDVVRFLDWHGZLWKWKH$&GULYHSRLQWPXVWEHUHDFKHGZLWKLQWKHRXWSXWGHOD\WLPH7YDO1RWHKRZHYHUWKDWWKLVGHOD\WLPHDOVRLQFOXGHVQHFHVVDU\ORJLFWLPH7KHSDUWLWLRQLQJRI7YDOEHWZHHQFORFNGLVWULEXWLRQORJLFDQGRXWSXWEXIIHULVQRWVSHFLILHGEXWWKHIDVWHUWKHEXIIHUDVORQJDVLWGRHVQRWH[FHHGWKHPD[LPXPULVHIDOOVOHZUDWHVSHFLILFDWLRQWKHPRUHWLPHLVDOORZHGIRUORJLFGHOD\LQVLGHWKHSDUW7KH³7HVW3RLQW´GHILQHVWKHPD[LPXPDOORZDEOHLQVWDQWDQHRXVFXUUHQWFXUYHLQRUGHUWROLPLWVZLWFKLQJQRLVHDQGLVVHOHFWHGURXJKO\RQDΩORDGOLQH
Revision 2.2
120
Current (mA)-44 -176
Vcc
Vol
tage
2.4
1.4
-2 Current (mA)95 380
Vcc
Volta
ge
2.2
0.55
3, 6
DC drivepoint
AC drivepoint
Pull Up Pull Down
DCdrive point
AC drivepoint
testpoint
testpoint
Equation A: Equation B:
,RK 9RXW 9RXW ,RO 9RXW 9RXW
IRU9FF!9RXW!Y IRUY9RXWY
)LJXUH9,&XUYHVIRU96LJQDOLQJ
$GKHUHQFHWRWKHVHFXUYHVLVHYDOXDWHGDWZRUVWFDVHFRQGLWLRQV7KHPLQLPXPSXOOXSFXUYHLVHYDOXDWHGDWPLQLPXP9FFDQGKLJKWHPSHUDWXUH7KHPLQLPXPSXOOGRZQFXUYHLVHYDOXDWHGDWPD[LPXP9FFDQGKLJKWHPSHUDWXUH7KHPD[LPXPFXUYHWHVWSRLQWVDUHHYDOXDWHGDWPD[LPXP9FFDQGORZWHPSHUDWXUH
,QSXWVDUHUHTXLUHGWREHFODPSHGWRJURXQG&ODPSVWRWKH9UDLODUHRSWLRQDOEXWPD\EHQHHGHGWRSURWHFW9LQSXWGHYLFHVUHIHUWR6HFWLRQ&ODPSLQJGLUHFWO\WRWKH9UDLOZLWKDVLPSOHGLRGHPXVWQHYHUEHXVHGLQWKH9VLJQDOLQJHQYLURQPHQW:KHQGXDOSRZHUUDLOVDUHXVHGSDUDVLWLFGLRGHSDWKVFDQH[LVWIURPRQHVXSSO\WRDQRWKHU7KHVHGLRGHSDWKVFDQEHFRPHVLJQLILFDQWO\IRUZDUGELDVHGFRQGXFWLQJLIRQHRIWKHSRZHUUDLOVJRHVRXWRIVSHFLILFDWLRQPRPHQWDULO\'LRGHFODPSVWRDSRZHUUDLODVZHOODVWRRXWSXWSXOOXSGHYLFHVPXVWEHDEOHWRZLWKVWDQGVKRUWFLUFXLWFXUUHQWXQWLOGULYHUVFDQEHWULVWDWHG5HIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
4.2.1.3. Maximum AC Ratings and Device Protection
0D[LPXP$&ZDYHIRUPVDUHLQFOXGHGKHUHDVH[DPSOHVRIZRUVWFDVH$&RSHUDWLQJFRQGLWLRQV,WLVUHFRPPHQGHGWKDWWKHVHZDYHIRUPVEHXVHGDVTXDOLILFDWLRQFULWHULDDJDLQVWZKLFKWKHORQJWHUPUHOLDELOLW\RIDGHYLFHLVHYDOXDWHG7KLVLVQRWLQWHQGHGWREHXVHGDVDSURGXFWLRQWHVWLWLVLQWHQGHGWKDWWKLVOHYHORIUREXVWQHVVEHJXDUDQWHHGE\GHVLJQ7KLVVHFWLRQFRYHUV$&RSHUDWLQJFRQGLWLRQVRQO\'&FRQGLWLRQVDUHVSHFLILHGLQ6HFWLRQ
7KH3&,HQYLURQPHQWFRQWDLQVPDQ\UHDFWLYHHOHPHQWVDQGLQJHQHUDOPXVWEHWUHDWHGDVDQRQWHUPLQDWHGWUDQVPLVVLRQOLQHHQYLURQPHQW7KHEDVLFSUHPLVHRIWKHHQYLURQPHQWUHTXLUHVWKDWDVLJQDOUHIOHFWDWWKHHQGRIWKHOLQHDQGUHWXUQWRWKHGULYHUEHIRUHWKHVLJQDOLVFRQVLGHUHGVZLWFKHG$VDFRQVHTXHQFHRIWKLVHQYLURQPHQWXQGHUFHUWDLQFRQGLWLRQVRIGULYHUVGHYLFHWRSRORJ\ERDUGLPSHGDQFHHWFWKHRSHQFLUFXLWYROWDJHDWWKHSLQVRI3&,GHYLFHVZLOOH[FHHGWKHH[SHFWHGJURXQGWR9FFYROWDJHUDQJHE\D
Revision 2.2
121
FRQVLGHUDEOHDPRXQW7KHWHFKQRORJ\XVHGWRLPSOHPHQW3&,FDQYDU\IURPYHQGRUWRYHQGRUVRLWFDQQRWEHDVVXPHGWKDWWKHWHFKQRORJ\LVQDWXUDOO\LPPXQHWRWKHVHHIIHFWV7KLVXQGHURYHUYROWDJHVSHFLILFDWLRQSURYLGHVDV\QWKHWLFZRUVWFDVH$&HQYLURQPHQWDJDLQVWZKLFKWKHORQJWHUPUHOLDELOLW\RIDGHYLFHFDQEHHYDOXDWHG
$OOLQSXWELGLUHFWLRQDODQGWULVWDWHRXWSXWVXVHGRQHDFK3&,GHYLFHPXVWEHFDSDEOHRIFRQWLQXRXVH[SRVXUHWRWKHIROORZLQJV\QWKHWLFZDYHIRUPZKLFKLVDSSOLHGZLWKWKHHTXLYDOHQWRID]HURLPSHGDQFHYROWDJHVRXUFHGULYLQJDVHULHVUHVLVWRUGLUHFWO\LQWRHDFKLQSXWRUWULVWDWHGRXWSXWSLQRIWKH3&,GHYLFH7KHZDYHIRUPSURYLGHGE\WKHYROWDJHVRXUFHRURSHQFLUFXLWYROWDJHDQGWKHUHVLVWRUYDOXHDUHVKRZQLQ)LJXUH7KHRSHQFLUFXLWZDYHIRUPLVDFRPSRVLWHRIVLPXODWHGZRUVWFDVHVVRPHKDGQDUURZHUSXOVHZLGWKVZKLOHRWKHUVKDGORZHUYROWDJHSHDNV7KHUHVLVWRULVFDOFXODWHGWRSURYLGHDZRUVWFDVHFXUUHQWLQWRDQHIIHFWLYHLQWHUQDOFODPSGLRGH1RWHWKDW
• 7KHYROWDJHZDYHIRUPLVVXSSOLHGDWWKHUHVLVWRUVKRZQLQWKHHYDOXDWLRQVHWXSQRWWKHSDFNDJHSLQ
• :LWKHIIHFWLYHFODPSLQJWKHZDYHIRUPDWWKHSDFNDJHSLQZLOOEHJUHDWO\UHGXFHG
• 7KHXSSHUFODPSLVRSWLRQDOEXWLIXVHGLWPXVWEHFRQQHFWHGWRWKH9VXSSO\RUWKH9,2SODQHRIWKHH[SDQVLRQERDUGEXWQHYHUWKH9VXSSO\
• )RUGHYLFHVEXLOWLQ³YROWWHFKQRORJ\´WKHXSSHUFODPSLVLQSUDFWLFHUHTXLUHGIRUGHYLFHSURWHFWLRQ
• ,QRUGHUWROLPLWVLJQDOULQJLQJLQV\VWHPVWKDWWHQGWRJHQHUDWHODUJHRYHUVKRRWVPRWKHUERDUGYHQGRUVPD\ZLVKWRXVHOD\RXWWHFKQLTXHVWRORZHUFLUFXLWLPSHGDQFH
4 nSec(max)
11 v, p-to-p(minimum)
11 nSec(min)
62.5 nSec(16 MHz)
Overvoltage WaveformVoltage Source Impedance
R = 55 Ω
10.75 v, p-to-p(minimum)
Undervoltage WaveformVoltage Source Impedance
R = 25 Ω
+ 5.25 v
- 5.5 v
+ 11 v
0 v
VEvaluation
Setup
RInput
Buffer
5v. supply
)LJXUH0D[LPXP$&:DYHIRUPVIRU96LJQDOLQJ
29 Waveforms based on worst case (strongest) driver, maximum and minimum system configurations, withno internal clamp diodes.
30 It is possible to use alternative clamps, such as a diode stack to the 3.3V rail or a circuit to ground, if itcan be insured that the I/O pin will never be clamped below the 5V level.
Revision 2.2
122
4.2.2. 3.3V Signaling Environment
4.2.2.1. DC Specifications
7DEOHVXPPDUL]HVWKH'&VSHFLILFDWLRQVIRU9VLJQDOLQJ
7DEOH'&6SHFLILFDWLRQVIRU96LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
Vcc Supply Voltage 3.0 3.6 V
Vih Input High Voltage 0.5Vcc Vcc + 0.5 V
Vil Input Low Voltage -0.5 0.3Vcc V
Vipu Input Pull-up Voltage 0.7Vcc V 1
Iil Input Leakage Current 0 < Vin < Vcc +10 µA 2
Voh Output High Voltage Iout = -500 µA 0.9Vcc V
Vol Output Low Voltage Iout = 1500 µA 0.1Vcc V
Cin Input Pin Capacitance 10 pF 3
Cclk CLK Pin Capacitance 5 12 pF
CIDSEL IDSEL Pin Capacitance 8 pF 4
Lpin Pin Inductance 20 nH 5
IOff PME# input leakage Vo ≤ 3.6 VVcc off orfloating
– 1 µA 6
NOTES:
1. This specification should be guaranteed by design. It is the minimum voltage to which pull-up resistorsare calculated to pull a floated network. Applications sensitive to static power utilization must assure thatthe input buffer is conducting minimum current at this input voltage.
2. Input leakage currents include hi-Z output leakage for all bi-directional buffers with tri-state outputs.
3. Absolute maximum pin capacitance for a PCI input is 10 pF (except for CLK) with an exception granted tomotherboard-only devices up to 16 pF in order to accommodate PGA packaging. This would mean ingeneral that components for expansion boards need to use alternatives to ceramic PGA packaging; i.e.,PQFP, SGA, etc.
4. Lower capacitance on this input-only pin allows for non-resistive coupling to AD[xx].
5. This is a recommendation, not an absolute requirement. The actual value should be provided with thecomponent data sheet.
6. This input leakage is the maximum allowable leakage into the PME# open drain driver when power isremoved from Vccof the component. This assumes that no event has occurred to cause the device toattempt to assert PME#.
5HIHUWR6HFWLRQIRUVSHFLDOUHTXLUHPHQWVIRUAD[63::32]C/BE[7::4]#DQGPAR64ZKHQWKH\DUHQRWFRQQHFWHGDVLQDELWH[SDQVLRQERDUGLQVWDOOHGLQDELWFRQQHFWRU
Revision 2.2
123
4.2.2.2. AC Specifications
7DEOHVXPPDUL]HVWKH$&VSHFLILFDWLRQVIRU9VLJQDOLQJ
7DEOH$&6SHFLILFDWLRQVIRU96LJQDOLQJ
Symbol Parameter Condition Min Max Units Notes
Ioh(AC) Switching0<Vout<0.3Vcc -12Vcc mA 1
Current High 0.3Vcc<Vout<0.9Vcc -17.1(Vcc-Vout) mA 1
0.7Vcc<Vout<Vcc Eqt’n C 1, 2
(Test Point) Vout = 0.7Vcc -32Vcc mA 2
Iol(AC) SwitchingVcc>Vout>0.6Vcc 16Vcc mA 1
Current Low 0.6Vcc>Vout>0.1Vcc 26.7Vout mA 1
0.18Vcc>Vout>0 Eqt’n D 1, 2
(Test Point) Vout = 0.18Vcc 38Vcc mA 2
Icl Low ClampCurrent
-3<Vin ≤ -1 -25+(Vin+1)/0.015 mA
Ich High ClampCurrent
Vcc+4>Vin ≥ Vcc+1 25+(Vin-Vcc-1)/0.015 mA
slewrOutput Rise SlewRate
0.2Vcc - 0.6Vcc load 1 4 V/ns 3
slewfOutput Fall SlewRate
0.6Vcc - 0.2Vccl load 1 4 V/ns 3
NOTES:
1. Refer to the V/I curves in Figure 4-4. Switching current characteristics for REQ# and GNT# are permittedto be one half of that specified here; i.e., half size output drivers may be used on these signals. Thisspecification does not apply to CLK and RST# which are system outputs. "Switching Current High"specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, and INTD# which are open drainoutputs.
2. Maximum current requirements must be met as drivers pull beyond the first step voltage. Equationsdefining these maximums (C and D) are provided with the respective diagrams in Figure 4-5. Theequation-defined maximums should be met by design. In order to facilitate component testing, amaximum current test point is defined for each side of the output driver.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range, rather than theinstantaneous rate at any point within the transition range. The specified load (diagram below) is optional;i.e., the designer may elect to meet this parameter with an unloaded output per revision 2.0 of the PCILocal Bus Specification. However, adherence to both maximum and minimum parameters is required (themaximum is not simply a guideline). Rise slew rate does not apply to open drain outputs.
1K Ω10 pF
outputbuffer
pin 1/2 in. max.
Vcc
1K Ω
7KHPLQLPXPDQGPD[LPXPGULYHFKDUDFWHULVWLFVRI3&,RXWSXWEXIIHUVDUHGHILQHGE\9,FXUYHV7KHVHFXUYHVVKRXOGEHLQWHUSUHWHGDVWUDGLWLRQDO³'&´WUDQVLVWRUFXUYHVZLWKWKHIROORZLQJH[FHSWLRQVWKH³'&'ULYH3RLQW´LVWKHRQO\SRVLWLRQRQWKHFXUYHVDWZKLFKVWHDG\VWDWHRSHUDWLRQLVLQWHQGHGZKLOHWKHKLJKHUFXUUHQWSDUWVRIWKHFXUYHVDUH
Revision 2.2
124
RQO\UHDFKHGPRPHQWDULO\GXULQJEXVVZLWFKLQJWUDQVLHQWV7KH³$&'ULYH3RLQW´WKHUHDOGHILQLWLRQRIEXIIHUVWUHQJWKGHILQHVWKHPLQLPXPLQVWDQWDQHRXVFXUUHQWFXUYHUHTXLUHGWRVZLWFKWKHEXVZLWKDVLQJOHUHIOHFWLRQ)URPDTXLHVFHQWRUVWHDG\VWDWHWKHFXUUHQWDVVRFLDWHGZLWKWKH$&GULYHSRLQWPXVWEHUHDFKHGZLWKLQWKHRXWSXWGHOD\WLPH7YDO1RWHKRZHYHUWKDWWKLVGHOD\WLPHDOVRLQFOXGHVQHFHVVDU\ORJLFWLPH7KHSDUWLWLRQLQJRI7YDOEHWZHHQFORFNGLVWULEXWLRQORJLFDQGRXWSXWEXIIHULVQRWVSHFLILHGEXWWKHIDVWHUWKHEXIIHUDVORQJDVLWGRHVQRWH[FHHGWKHPD[LPXPULVHIDOOVOHZUDWHVSHFLILFDWLRQWKHPRUHWLPHLVDOORZHGIRUORJLFGHOD\LQVLGHWKHSDUW7KH³7HVW3RLQW´GHILQHVWKHPD[LPXPDOORZDEOHLQVWDQWDQHRXVFXUUHQWFXUYHLQRUGHUWROLPLWVZLWFKLQJQRLVHDQGLVVHOHFWHGURXJKO\RQDΩORDGOLQH
$GKHUHQFHWRWKHVHFXUYHVLVHYDOXDWHGDWZRUVWFDVHFRQGLWLRQV7KHPLQLPXPSXOOXSFXUYHLVHYDOXDWHGDWPLQLPXP9FFDQGKLJKWHPSHUDWXUH7KHPLQLPXPSXOOGRZQFXUYHLVHYDOXDWHGDWPD[LPXP9FFDQGKLJKWHPSHUDWXUH7KHPD[LPXPFXUYHWHVWSRLQWVDUHHYDOXDWHGDWPD[LPXP9FFDQGORZWHPSHUDWXUH
DCdrive point
Current (mA)-12
Vcc
Vol
tage
0.9Vcc
-0.5 16
Vcc
1.5
0.1Vcc
0.6Vcc
64
0.3Vcc
Pull Up
-48 Current (mA)
Vol
tage
DC drivepoint
AC drivepoint
Pull Down
AC drivepoint
testpoint
testpoint
0.5 Vcc
(TXDWLRQ& (TXDWLRQ',RK 9FF 9RXW9FF 9RXW9FF ,RO 9FF 9RXW 9FF9RXW
IRU9FF!9RXW!9FF IRUY9RXW9FF
)LJXUH9,&XUYHVIRU96LJQDOLQJ
,QSXWVDUHUHTXLUHGWREHFODPSHGWRERWKJURXQGDQG9FF9UDLOV:KHQGXDOSRZHUUDLOVDUHXVHGSDUDVLWLFGLRGHSDWKVFRXOGH[LVWIURPRQHVXSSO\WRDQRWKHU7KHVHGLRGHSDWKVFDQEHFRPHVLJQLILFDQWO\IRUZDUGELDVHGFRQGXFWLQJLIRQHRIWKHSRZHUUDLOVJRHVRXWRIVSHFLILFDWLRQPRPHQWDULO\'LRGHFODPSVWRDSRZHUUDLODVZHOODVRXWSXWSXOOXSGHYLFHVPXVWEHDEOHWRZLWKVWDQGVKRUWFLUFXLWFXUUHQWXQWLOGULYHUVFDQEHWULVWDWHG5HIHUWR6HFWLRQIRUPRUHLQIRUPDWLRQ
Revision 2.2
125
4.2.2.3. Maximum AC Ratings and Device Protection
5HIHUWRWKH0D[LPXP$&5DWLQJVVHFWLRQLQWKH9VLJQDOLQJHQYLURQPHQW0D[LPXP$&ZDYHIRUPVDUHLQFOXGHGKHUHDVH[DPSOHVRIZRUVWFDVH$&RSHUDWLQJFRQGLWLRQV,WLVUHFRPPHQGHGWKDWWKHVHZDYHIRUPVEHXVHGDVTXDOLILFDWLRQFULWHULDDJDLQVWZKLFKWKHORQJWHUPUHOLDELOLW\RIDGHYLFHLVHYDOXDWHG7KLVLVQRWLQWHQGHGWREHXVHGDVDSURGXFWLRQWHVWLWLVLQWHQGHGWKDWWKLVOHYHORIUREXVWQHVVEHJXDUDQWHHGE\GHVLJQ7KLVVHFWLRQFRYHUV$&RSHUDWLQJFRQGLWLRQVRQO\'&FRQGLWLRQVDUHVSHFLILHGLQ6HFWLRQ
$OOLQSXWELGLUHFWLRQDODQGWULVWDWHRXWSXWVXVHGRQHDFK3&,GHYLFHPXVWEHFDSDEOHRIFRQWLQXRXVH[SRVXUHWRWKHIROORZLQJV\QWKHWLFZDYHIRUPZKLFKLVDSSOLHGZLWKWKHHTXLYDOHQWRID]HURLPSHGDQFHYROWDJHVRXUFHGULYLQJDVHULHVUHVLVWRUGLUHFWO\LQWRHDFKLQSXWRUWULVWDWHGRXWSXWSLQRIWKH3&,GHYLFH7KHZDYHIRUPSURYLGHGE\WKHYROWDJHVRXUFHRURSHQFLUFXLWYROWDJHDQGWKHUHVLVWRUYDOXHDUHVKRZQLQ)LJXUH7KHRSHQFLUFXLWZDYHIRUPLVDFRPSRVLWHRIVLPXODWHGZRUVWFDVHVVRPHKDGQDUURZHUSXOVHZLGWKVZKLOHRWKHUVKDGORZHUYROWDJHSHDNV7KHUHVLVWRULVFDOFXODWHGWRSURYLGHDZRUVWFDVHFXUUHQWLQWRDQHIIHFWLYHLQWHUQDOFODPSGLRGH1RWHWKDW
• 7KHYROWDJHZDYHIRUPLVVXSSOLHGDWWKHUHVLVWRUVKRZQLQWKHHYDOXDWLRQVHWXS127WKHSDFNDJHSLQ
• :LWKHIIHFWLYHFODPSLQJWKHZDYHIRUPDWWKHSDFNDJHSLQZLOOEHJUHDWO\UHGXFHG
• ,QRUGHUWROLPLWVLJQDOULQJLQJLQV\VWHPVWKDWWHQGWRJHQHUDWHODUJHRYHUVKRRWVPRWKHUERDUGYHQGRUVPD\ZLVKWRXVHOD\RXWWHFKQLTXHVWRORZHUFLUFXLWLPSHGDQFH
4 nSec(max)
7.1 v, p-to-p(minimum)
11 nSec(min)
62.5 nSec(16 MHz)
Overvoltage WaveformVoltage Source Impedance
R = 29 Ω
7.1 v, p-to-p(minimum)
Undervoltage WaveformVoltage Source Impedance
R = 28 Ω
+ 3.6 v
- 3.5 v
+ 7.1 v
0 v
VEvaluation
Setup
RInput
Buffer
3.3v. supply
)LJXUH0D[LPXP$&:DYHIRUPVIRU96LJQDOLQJ
Revision 2.2
126
4.2.3. Timing Specification
4.2.3.1. Clock Specification
7KHFORFNZDYHIRUPPXVWEHGHOLYHUHGWRHDFK3&,FRPSRQHQWLQWKHV\VWHP,QWKHFDVHRIH[SDQVLRQERDUGVFRPSOLDQFHZLWKWKHFORFNVSHFLILFDWLRQLVPHDVXUHGDWWKHH[SDQVLRQERDUGFRPSRQHQWQRWDWWKHFRQQHFWRUVORW)LJXUHVKRZVWKHFORFNZDYHIRUPDQGUHTXLUHGPHDVXUHPHQWSRLQWVIRUERWK9DQG9VLJQDOLQJHQYLURQPHQWV7DEOHVXPPDUL]HVWKHFORFNVSHFLILFDWLRQV5HIHUWRLWHPLQ6HFWLRQIRUVSHFLDOFRQVLGHUDWLRQVZKHQXVLQJ3&,WR3&,EULGJHVRQH[SDQVLRQERDUGVRUZKHQH[SDQVLRQERDUGVORWVDUHORFDWHGGRZQVWUHDPRID3&,WR3&,EULGJH
2.0 v
0.8 v
1.5 v
2.4 v
0.4 v
2 v, p-to-p(minimum)
T_high
T_low
0.3 Vcc
T_cyc
0.5 Vcc
5 volt Clock
3.3 volt Clock
0.4 Vcc
0.6 Vcc
0.2 Vcc
0.4 Vcc, p-to-p(minimum)
)LJXUH&ORFN:DYHIRUPV
Revision 2.2
127
7DEOH&ORFNDQG5HVHW6SHFLILFDWLRQV
Symbol Parameter Min Max Units Notes
Tcyc CLK Cycle Time 30 ∞ ns 1
Thigh CLK High Time 11 ns
Tlow CLK Low Time 11 ns
- CLK Slew Rate 1 4 V/ns 2
- RST# Slew Rate 50 - mV/ns 3
NOTES:
1. In general, all PCI components must work with any clock frequency betweennominal DC and 33 MHz. Device operational parameters at frequencies under16 MHz may be guaranteed by design rather than by testing. The clockfrequency may be changed at any time during the operation of the system solong as the clock edges remain "clean" (monotonic) and the minimum cycleand high and low times are not violated. For example, the use of spreadspectrum techniques to reduce EMI emissions is included in this requirement.Refer to Section 7.6.41. for the spread spectrum requirements for 66 MHz.The clock may only be stopped in a low state. A variance on this specificationis allowed for components designed for use on the system motherboard only.These components may operate at any single fixed frequency up to 33 MHzand may enforce a policy of no frequency changes.
2. Rise and fall times are specified in terms of the edge rate measured in V/ns.This slew rate must be met across the minimum peak-to-peak portion of theclock waveform as shown in Figure 4-6.
3. The minimum RST# slew rate applies only to the rising (deassertion) edge ofthe reset signal and ensures that system noise cannot render an otherwisemonotonic signal to appear to bounce in the switching range. RST#waveforms and timing are discussed in Section 4.3.2.
Revision 2.2
128
4.2.3.2. Timing Parameters
7DEOHSURYLGHVWKHWLPLQJSDUDPHWHUVIRU9DQG9VLJQDOLQJHQYLURQPHQWV
7DEOH9DQG97LPLQJ3DUDPHWHUV
Symbol Parameter Min Max Units Notes
Tval CLK to Signal Valid Delay - bused signals 2 11 ns 1, 2, 3
Tval(ptp) CLK to Signal Valid Delay - point to point 2 12 ns 1, 2, 3
Ton Float to Active Delay 2 ns 1, 7
Toff Active to Float Delay 28 ns 1, 7
Tsu Input Setup Time to CLK - bused signals 7 ns 3, 4, 8
Tsu(ptp) Input Setup Time to CLK - point to point 10, 12 ns 3, 4
Th Input Hold Time from CLK 0 ns 4
Trst Reset active time after power stable 1 ms 5
Trst-clk Reset active time after CLK STABLE 100 µs 5
Trst-off Reset Active to Output Float delay 40 ns 5, 6,7
Trrsu REQ64# to RST# Setup time 10*Tcyc ns
Trrh RST# to REQ64# Hold time 0 50 ns
Trhfa RST# High to First configuration Access 225 clocks
Trhff RST# High to First FRAME# assertion 5 clocks
NOTES:
1. See the timing measurement conditions in Figure 4-7.
2. For parts compliant to the 5V signaling environment:Minimum times are evaluated with 0 pF equivalent load; maximum times are evaluated with 50 pFequivalent load. Actual test capacitance may vary, but results must be correlated to thesespecifications. Note that faster buffers may exhibit some ring back when attached to a 50 pF lumpload which should be of no consequence as long as the output buffers are in full compliance withslew rate and V/I curve specifications.
For parts compliant to the 3.3V signaling environment:Minimum times are evaluated with same load used for slew rate measurement (as shown inTable 4-4, note 3); maximum times are evaluated with the following load circuits, for high-going and low-going edges respectively.
25 Ω10 pF
Vcc
1/2 in. max.
25 Ω 10 pF
Tval(max) Rising Edge
1/2 in. max.
outputbuffer
pin
Tval(max) Falling Edge
3. REQ# and GNT# are point-to-point signals and have different output valid delay and input setup timesthan do bused signals. GNT# has a setup of 10; REQ# has a setup of 12. All other signals are bused.
4. See the timing measurement conditions in Figure 4-8.
5. CLK is stable when it meets the requirements in Section 4.2.3.1. RST# is asserted and deassertedasynchronously with respect to CLK. Refer to Section 4.3.2. for more information.
Revision 2.2
129
6. All output drivers must be asynchronously floated when RST# is active. Refer to Section 3.10.2. forspecial requirements for AD[63::32], C/BE[7::4]#, and PAR64 when they are not connected (as in a 64-bitexpansion board installed in a 32-bit connector).
7. For purposes of Active/Float timing measurements, the Hi-Z or “off” state is defined to be when the totalcurrent delivered through the component pin is less than or equal to the leakage current specification.
8. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signalsat the same time. Refer to Section 3.10., item 9, for additional details.
4.2.3.3. Measurement and Test Conditions
)LJXUHVDQGGHILQHWKHFRQGLWLRQVXQGHUZKLFKWLPLQJPHDVXUHPHQWVDUHPDGH7KHFRPSRQHQWWHVWJXDUDQWHHVWKDWDOOWLPLQJVDUHPHWZLWKPLQLPXPFORFNVOHZUDWHVORZHVWHGJHDQGYROWDJHVZLQJ7KHGHVLJQPXVWJXDUDQWHHWKDWPLQLPXPWLPLQJVDUHDOVRPHWZLWKPD[LPXPFORFNVOHZUDWHIDVWHVWHGJHDQGYROWDJHVZLQJ,QDGGLWLRQWKHGHVLJQPXVWJXDUDQWHHSURSHULQSXWRSHUDWLRQIRULQSXWYROWDJHVZLQJVDQGVOHZUDWHVWKDWH[FHHGWKHVSHFLILHGWHVWFRQGLWLRQV
CLK
OUTPUTDELAY
T_val
T_on
V_test
T_off
Tri-StateOUTPUT
V_test (5v. signaling)V_trise, V_tfall (3.3v. signaling)
V_th
V_tl
output current leakage current
)LJXUH2XWSXW7LPLQJ0HDVXUHPHQW&RQGLWLRQV
INPUTinputsvalid
V_th
V_tl
T_hT_su
CLK
V_test
V_test
V_test V_max
V_th
V_tl
)LJXUH,QSXW7LPLQJ0HDVXUHPHQW&RQGLWLRQV
Revision 2.2
130
7DEOH0HDVXUH&RQGLWLRQ3DUDPHWHUV
Symbol 5V Signaling 3.3V Signaling Units
Vth 2.4 0.6Vcc V (Note)
Vtl 0.4 0.2Vcc V (Note)
Vtest 1.5 0.4Vcc V
Vtrise n/a 0.285Vcc V
Vtfall n/a 0.615Vcc V
Vmax 2.0 0.4Vcc V (Note)
Input SignalEdge Rate
1 V / ns
NOTE:
The input test for the 5V environment is done with 400 mV of overdrive(over Vih and Vil); the test for the 3.3V environment is done with0.1Vcc of overdrive. Timing parameters must be met with no moreoverdrive than this. Vmax specifies the maximum peak-to-peakwaveform allowed for measuring input timing. Production testing mayuse different voltage values, but must correlate results back to theseparameters.
4.2.4. Indeterminate Inputs and Metastability
$WWLPHVYDULRXVLQSXWVPD\EHLQGHWHUPLQDWH&RPSRQHQWVPXVWDYRLGORJLFDORSHUDWLRQDOHUURUVDQGPHWDVWDELOLW\E\VDPSOLQJLQSXWVRQO\RQTXDOLILHGFORFNHGJHV,QJHQHUDOV\QFKURQRXVVLJQDOVDUHDVVXPHGWREHYDOLGDQGGHWHUPLQDWHRQO\DWWKHFORFNHGJHRQZKLFKWKH\DUH³TXDOLILHG´UHIHUWR6HFWLRQ
6\VWHPGHVLJQVPXVWDVVXUHWKDWIORDWLQJLQSXWVDUHELDVHGDZD\IURPWKHVZLWFKLQJUHJLRQLQRUGHUWRDYRLGORJLFDOHOHFWULFDOWKHUPDORUUHOLDELOLW\SUREOHPV,QJHQHUDOLWLVQRWSRVVLEOHWRDYRLGVLWXDWLRQVZKHUHORZVOHZUDWHVLJQDOVHJUHVLVWLYHO\FRXSOHGIDSELSDVVWKURXJKWKHVZLWFKLQJUHJLRQDWWKHWLPHRIDFORFNHGJHEXWWKH\PXVWQRWEHDOORZHGWRUHPDLQDWWKHWKUHVKROGSRLQWIRUPDQ\FORFNSHULRGV)UHTXHQWO\DSUHFKDUJHGEXVPD\EHDVVXPHGWRUHWDLQLWVVWDWHZKLOHQRWGULYHQIRUDIHZFORFNSHULRGVGXULQJEXVWXUQDURXQG
7KHUHDUHVSHFLILFLQVWDQFHVZKHQVLJQDOVDUHNQRZQWREHLQGHWHUPLQDWH7KHVHPXVWEHFDUHIXOO\FRQVLGHUHGLQDQ\GHVLJQ
$OOAD[31::00]C/BE[3::0]#DQGPARSLQVDUHLQGHWHUPLQDWHZKHQWULVWDWHGIRUEXVWXUQDURXQG7KLVZLOOVRPHWLPHVODVWIRUVHYHUDOF\FOHVZKLOHZDLWLQJIRUDGHYLFHWRUHVSRQGDWWKHEHJLQQLQJRIDWUDQVDFWLRQ
7KHIDSELSLQLVLQGHWHUPLQDWHDWDOOWLPHVH[FHSWGXULQJFRQILJXUDWLRQF\FOHV,IDUHVLVWLYHFRQQHFWLRQWRDQADOLQHLVXVHGLWPD\WHQGWRIORDWDURXQGWKHVZLWFKLQJUHJLRQPXFKRIWKHWLPH
Revision 2.2
131
7KHPME#DQGSERR#SLQVPXVWEHFRQVLGHUHGLQGHWHUPLQDWHIRUDQXPEHURIF\FOHVDIWHUWKH\KDYHEHHQGHDVVHUWHG
1HDUO\DOOVLJQDOVZLOOEHLQGHWHUPLQDWHIRUDVORQJDVRST#LVDVVHUWHGDQGIRUDSHULRGRIWLPHDIWHULWLVUHOHDVHG3LQVZLWKSXOOXSUHVLVWRUVZLOOHYHQWXDOO\UHVROYHKLJK
4.2.5. Vendor Provided Specification
7KHYHQGRURID3&,V\VWHPLVUHVSRQVLEOHIRUHOHFWULFDOVLPXODWLRQRIWKH3&,EXVDQGFRPSRQHQWVWRJXDUDQWHHSURSHURSHUDWLRQ7RKHOSIDFLOLWDWHWKLVHIIRUWFRPSRQHQWYHQGRUVDUHHQFRXUDJHGWRPDNHWKHIROORZLQJLQIRUPDWLRQDYDLODEOH,WLVUHFRPPHQGHGWKDWFRPSRQHQWYHQGRUVPDNHWKLVLQIRUPDWLRQHOHFWURQLFDOO\DYDLODEOHLQWKH,%,6PRGHOIRUPDW
• 3LQFDSDFLWDQFHIRUDOOSLQV
• 3LQLQGXFWDQFHIRUDOOSLQV
• 2XWSXW9,FXUYHVXQGHUVZLWFKLQJFRQGLWLRQV7ZRFXUYHVVKRXOGEHJLYHQIRUHDFKRXWSXWW\SHXVHGRQHIRUGULYLQJKLJKWKHRWKHUIRUGULYLQJORZ%RWKVKRXOGVKRZEHVWW\SLFDOZRUVWFXUYHV$OVREH\RQGWKHUDLOUHVSRQVHLVFULWLFDOVRWKHYROWDJHUDQJHVKRXOGVSDQ9WR9IRU9VLJQDOLQJDQG9WR9IRU9VLJQDOLQJ
• ,QSXW9,FXUYHVXQGHUVZLWFKLQJFRQGLWLRQV$9,FXUYHRIWKHLQSXWVWUXFWXUHZKHQWKHRXWSXWLVWULVWDWHGLVDOVRLPSRUWDQW7KLVSORWVKRXOGDOVRVKRZEHVWW\SLFDOZRUVWFXUYHVRYHUWKHUDQJHRIWR9FF
• 5LVHIDOOVOHZUDWHVIRUHDFKRXWSXWW\SH
• &RPSOHWHDEVROXWHPD[LPXPGDWDLQFOXGLQJRSHUDWLQJDQGQRQRSHUDWLQJWHPSHUDWXUH'&PD[LPXPVHWF
,QDGGLWLRQWRWKLVFRPSRQHQWLQIRUPDWLRQFRQQHFWRUYHQGRUVDUHHQFRXUDJHGWRPDNHDYDLODEOHDFFXUDWHVLPXODWLRQPRGHOVRI3&,FRQQHFWRUV
4.2.6. Pinout Recommendation
7KLVVHFWLRQSURYLGHVDUHFRPPHQGHGSLQRXWIRU3&,FRPSRQHQWV6LQFHH[SDQVLRQERDUGVWXEVDUHVROLPLWHGOD\RXWLVVXHVDUHJUHDWO\PLQLPL]HGLIWKHFRPSRQHQWSLQRXWDOLJQVH[DFWO\ZLWKWKHERDUGFRQQHFWRUSLQRXW&RPSRQHQWVIRUXVHRQO\RQPRWKHUERDUGVDUHHQFRXUDJHGDOVRWRIROORZWKLVVDPHVLJQDORUGHULQJWRDOORZOD\RXWVZLWKPLQLPXPVWXEV)LJXUHVKRZVWKHUHFRPPHQGHGSLQRXWIRUDW\SLFDO34)33&,FRPSRQHQW1RWHWKDWWKHSLQRXWLVH[DFWO\DOLJQHGZLWKWKHVLJQDORUGHURQWKHERDUGFRQQHFWRU3ODFHPHQWDQGQXPEHURISRZHUDQGJURXQGSLQVLVGHYLFHGHSHQGHQW
7KHDGGLWLRQDOVLJQDOVQHHGHGLQELWYHUVLRQVRIWKHEXVFRQWLQXHZUDSSLQJDURXQGWKHFRPSRQHQWLQDFRXQWHUFORFNZLVHGLUHFWLRQLQWKHVDPHRUGHUWKH\DSSHDURQWKHELWFRQQHFWRUH[WHQVLRQ
Revision 2.2
132
PCI Component
All PCI Shared SignalsBelow this Line
JTAG
RST#CLKGNTREQ
AD[31]..
AD[24]C/BE3#IDSEL
C/B
E2#
FRA
ME
#IR
DY
#TR
DY
#D
EV
SE
L#S
TOP
#LO
CK
#P
ER
R#
SE
RR
#P
AR
C/B
E1#
AD
[23]
.A
D[1
6]
AD
[15]
. .A
D[8
]
AD[0].
AD[7]C/BE0#
AD[32]..
AD[63]C/BE4#C/BE5#C/BE6#C/BE7#
REQ64#ACK64#
PCI Card Edge
PAR64
)LJXUH6XJJHVWHG3LQRXWIRU34)33&,&RPSRQHQW
3ODFLQJWKHIDSELLQSXWDVFORVHDVSRVVLEOHWRAD[31::11]DOORZVWKHRSWLRQIRUDQRQUHVLVWLYHFRQQHFWLRQRIIDSELWRWKHDSSURSULDWHDGGUHVVOLQHZLWKDVPDOODGGLWLRQDOORDG1RWHWKDWWKLVSLQKDVDORZHUFDSDFLWDQFHVSHFLILFDWLRQWKDWLQVRPHFDVHVZLOOFRQVWUDLQLWVSODFHPHQWLQWKHSDFNDJH
4.3. System (Motherboard) Specification
4.3.1. Clock Skew
7KHPD[LPXPDOORZDEOHFORFNVNHZLVQV7KLVVSHFLILFDWLRQDSSOLHVQRWRQO\DWDVLQJOHWKUHVKROGSRLQWEXWDWDOOSRLQWVRQWKHFORFNHGJHWKDWIDOOLQWKHVZLWFKLQJUDQJHGHILQHGLQ7DEOHDQG)LJXUH7KHPD[LPXPVNHZLVPHDVXUHGEHWZHHQDQ\WZRFRPSRQHQWVUDWKHUWKDQEHWZHHQFRQQHFWRUV7RFRUUHFWO\HYDOXDWHFORFNVNHZWKHV\VWHPGHVLJQHUPXVWWDNHLQWRDFFRXQWFORFNGLVWULEXWLRQRQWKHH[SDQVLRQERDUGZKLFKLVVSHFLILHGLQ6HFWLRQ
31 Non-resistive connections of IDSEL to one of the AD[xx] lines create a technical violation of the singleload per expansion board rule. PCI protocol provides for pre-driving of address lines in configurationcycles, and it is recommended that this be done in order to allow a resistive coupling of IDSEL. In absenceof this, signal performance must be derated for the extra IDSEL load.
32 The system designer must address an additional source of skew. This clock skew occurs between twocomponents that have clock input trip points at opposite ends of the Vil - Vih range. In certaincircumstances, this can add to the clock skew measurement as described here. In all cases, total clock skewmust be limited to the specified number.
Revision 2.2
133
7DEOH&ORFN6NHZ3DUDPHWHUV
Symbol 5V Signaling 3.3V Signaling Units
Vtest 1.5 0.4 Vcc V
Tskew 2 (max) 2 (max) ns
CLK(@Device #1)
CLK(@Device #2)
V_testV_ih
T_skew
T_skew
T_skew
V_testV_il
V_il
V_ih
)LJXUH&ORFN6NHZ'LDJUDP
4.3.2. Reset
7KHDVVHUWLRQDQGGHDVVHUWLRQRIWKH3&,UHVHWVLJQDORST#LVDV\QFKURQRXVZLWKUHVSHFWWRCLK7KHULVLQJGHDVVHUWLRQHGJHRIWKHRST#VLJQDOPXVWEHPRQRWRQLFERXQFHIUHHWKURXJKWKHLQSXWVZLWFKLQJUDQJHDQGPXVWPHHWWKHPLQLPXPVOHZUDWHVSHFLILHGLQ7DEOH7KH3&,VSHFLILFDWLRQGRHVQRWSUHFOXGHWKHLPSOHPHQWDWLRQRIDV\QFKURQRXVRST#LIGHVLUHG7KHWLPLQJSDUDPHWHUVIRUUHVHWDUHOLVWHGLQ7DEOHZLWKWKHH[FHSWLRQRIWKH7IDLOSDUDPHWHU7KLVSDUDPHWHUSURYLGHVIRUV\VWHPUHDFWLRQWRRQHRUERWKRIWKHSRZHUUDLOVJRLQJRXWRIVSHFLILFDWLRQ,IWKLVRFFXUVSDUDVLWLFGLRGHSDWKVFRXOGVKRUWFLUFXLWDFWLYHRXWSXWEXIIHUV7KHUHIRUHRST#LVDVVHUWHGXSRQSRZHUIDLOXUHLQRUGHUWRIORDWWKHRXWSXWEXIIHUV
7KHYDOXHRI7IDLOLVWKHPLQLPXPRI
• QVPD[LPXPIURPHLWKHUSRZHUUDLOJRLQJRXWRIVSHFLILFDWLRQH[FHHGLQJVSHFLILHGWROHUDQFHVE\PRUHWKDQP9
• QVPD[LPXPIURPWKH9UDLOIDOOLQJEHORZWKH9UDLOE\PRUHWKDQP9
7KHV\VWHPPXVWDVVHUWRST#GXULQJSRZHUXSRULQWKHHYHQWRIDSRZHUIDLOXUH,QRUGHUWRPLQLPL]HSRVVLEOHYROWDJHFRQWHQWLRQEHWZHHQ9DQG9SDUWVRST#PXVWEHDVVHUWHGDVVRRQDVSRVVLEOHGXULQJWKHSRZHUXSVHTXHQFH)LJXUHVKRZVDZRUVWFDVHDVVHUWLRQRIRST#DV\QFKURQRXVO\IROORZLQJWKHSRZHUJRRGVLJQDO$IWHURST#LV DVVHUWHG3&,FRPSRQHQWVPXVWDV\QFKURQRXVO\GLVDEOHIORDWWKHLURXWSXWVEXWDUHQRWFRQVLGHUHGUHVHWXQWLOERWK7UVWDQG7UVWFONSDUDPHWHUVKDYHEHHQPHW)LJXUHVKRZVRST#VLJQDOWLPLQJ
7KHV\VWHPPXVWJXDUDQWHHWKDWWKHEXVUHPDLQVLQWKHLGOHVWDWHIRUDPLQLPXPWLPHGHOD\IROORZLQJWKHGHDVVHUWLRQRIRST#WRDGHYLFHEHIRUHWKHV\VWHPZLOOSHUPLWWKH
33 Component vendors should note that a fixed timing relationship between RST# and power sequencingcannot be guaranteed in all cases.
Revision 2.2
134
ILUVWDVVHUWLRQRIFRAME#7KLVWLPHGHOD\LVLQFOXGHGLQ7DEOHDV5HVHW+LJKWR)LUVWFRAME#DVVHUWLRQ7UKII,IDGHYLFHUHTXLUHVORQJHUWKDQWKHVSHFLILHGWLPH7UKIIDIWHUWKHGHDVVHUWLRQRIRST#EHIRUHLWLVUHDG\WRSDUWLFLSDWHLQWKHEXVVLJQDOLQJSURWRFROWKHQWKHGHYLFHVVWDWHPDFKLQHVPXVWUHPDLQLQWKHUHVHWVWDWHXQWLODOORIWKHIROORZLQJDUHVLPXOWDQHRXVO\WUXH
• RST# LVGHDVVHUWHG
• 7KHGHYLFHLVUHDG\WRSDUWLFLSDWHLQWKHEXVVLJQDOLQJSURWRFRO
• 7KHEXVLVLQWKHLGOHVWDWH
Implementation Note: Reset
$QH[DPSOHRIDGHYLFHWKDWFRXOGUHTXLUHPRUHWKDQ7UKIIWREHUHDG\WRSDUWLFLSDWHLQWKHEXVVLJQDOLQJSURWRFROLVD0+]GHYLFHWKDWLQFOXGHVD3KDVH/RFNHG/RRS3//IRUGLVWULEXWLRQRIWKH3&,FORFNLQWHUQDOO\WRWKHGHYLFH7KHGHYLFHPD\LQKLELWFORFNVWRWKH3&,LQWHUIDFHXQWLOWKH3//KDVORFNHG6LQFHWKH3//FRXOGHDVLO\UHTXLUHPRUHWKDQ7UKIIWRORFNWKLVFRXOGUHVXOWLQWKHFORFNVEHLQJHQDEOHGWRWKH3&,LQWHUIDFHRIWKLVGHYLFHLQWKHPLGGOHRIDEXUVWWUDQVIHUEHWZHHQWZRRWKHUGHYLFHV:KHQWKLVRFFXUVWKH0+]GHYLFHZRXOGKDYHWRGHWHFWDQLGOHEXVFRQGLWLRQEHIRUHHQDEOLQJWKHWDUJHWVHOHFWLRQIXQFWLRQ
6RPH3&,GHYLFHVPXVWEHSUHSDUHGWRUHVSRQGDVDWDUJHW7UKIIWLPHDIWHURST#GHDVVHUWV)RUH[DPSOHGHYLFHVLQWKHSDWKEHWZHHQWKH&38DQGWKHERRW520QRWH[SDQVLRQ520PXVWEHSUHSDUHGWRUHVSRQGDVDWDUJHW7UKIIWLPHDIWHURST#GHDVVHUWV
$OORWKHUGHYLFHVPXVWEHSUHSDUHGWRUHVSRQGDVDWDUJHWQRWPRUHWKDQ7UKIDDIWHUWKHGHDVVHUWLRQRIRST#,WLVUHFRPPHQGHGWKDWWKHV\VWHPZDLWDWOHDVW7UKIDIROORZLQJWKHGHDVVHUWLRQRIRST#WRDGHYLFHEHIRUHWKHILUVWDFFHVVWRWKDWGHYLFHXQOHVVWKHGHYLFHLVLQWKHSDWKEHWZHHQWKH&38DQGWKHERRW520RUWKHV\VWHPNQRZVWKDWWKHGHYLFHLVUHDG\VRRQHU
6RIWZDUHWKDWDFFHVVHVGHYLFHVSULRUWRWKHH[SLUDWLRQRI7UKIDPXVWEHSUHSDUHGIRUWKHGHYLFHVHLWKHUQRWWRUHVSRQGDWDOOUHVXOWLQJLQ0DVWHU$ERUWRUIRUWKHGHYLFHVWRUHVSRQGZLWK5HWU\XQWLOWKHH[SLUDWLRQRI7UKID$WQRWLPHFDQDGHYLFHUHWXUQLQYDOLGGDWD'HYLFHVDUHH[HPSWIURPWKH0D[LPXP5HWU\7LPHVSHFLILFDWLRQDQGWKHWDUJHWLQLWLDOODWHQF\UHTXLUHPHQWXQWLOWKHH[SLUDWLRQRI7UKID
Revision 2.2
135
Implementation Note: Trhfa'HYLFHVDUHHQFRXUDJHGWRFRPSOHWHWKHLULQLWLDOL]DWLRQDQGEHUHDG\WRDFFHSWWKHLUILUVWF\FOHJHQHUDOO\D&RQILJXUDWLRQ5HDGF\FOHDVVRRQDVSRVVLEOHDIWHUWKHGHDVVHUWLRQRIRST#6RPHV\VWHPLPSOHPHQWDWLRQVZLOODFFHVVGHYLFHVSULRUWRZDLWLQJWKHIXOOYDOXHRI7UKIDLIWKH\NQRZLQDGYDQFHWKDWDOOGHYLFHVDUHUHDG\VRRQHU)RUH[DPSOHDV\VWHPZLWKQR3&,VORWVZRXOGRQO\QHHGWRZDLWIRUWKHLQLWLDOL]DWLRQUHTXLUHPHQWVRIWKHHPEHGGHGGHYLFHV6LPLODUO\DQLQWHOOLJHQWH[SDQVLRQERDUGWKDWLQLWLDOL]HGLWVRZQHPEHGGHG3&,GHYLFHVZRXOGRQO\QHHGWRZDLWIRUWKHLQLWLDOL]DWLRQUHTXLUHPHQWVRIWKRVHGHYLFHV
,QVRPHFDVHVVXFKDVLQWHOOLJHQWH[SDQVLRQERDUGVWKHH[SDQVLRQERDUGGHVLJQHUPXVWVHOHFWGHYLFHVWKDWLQLWLDOL]HLQOHVVWKDQWKHIXOOYDOXHRI7UKID)RUH[DPSOHVXSSRVHDQLQWHOOLJHQWH[SDQVLRQERDUGLVQRWUHDG\WRUHVSRQGDVDWDUJHWWRWKHILUVW&RQILJXUDWLRQWUDQVDFWLRQIURPWKHKRVW&38XQWLODIWHUWKHORFDO&38KDVFRQILJXUHGWKHORFDOGHYLFHV,QWKLVFDVHWKHORFDOGHYLFHVPXVWLQLWLDOL]HIDVWHQRXJKWRHQDEOHWKHORFDO&38WRFRPSOHWHLWVLQLWLDOL]DWLRQLQWLPHIRUWKHILUVWDFFHVVIURPWKHKRVW&38
32:(5
3&,B&/.
3:5B*22'
567
9QRPLQDO;
5(4
3&,
6LJQDOV
PVW\S
7BIDLO
7BUVW
7BUVWFON
7BUUK
7BUVWRII
7BUUVX
7BUKII
7BUKID
WULVWDWH
)LJXUH5HVHW7LPLQJ
5HIHUWR6HFWLRQIRUVSHFLDOUHTXLUHPHQWVIRUAD[63::32]C/BE[7::4]#DQGPAR64ZKHQWKH\DUHQRWFRQQHFWHGDVLQDELWH[SDQVLRQERDUGLQVWDOOHGLQDELWFRQQHFWRU
34 This reset timing figure optionally shows the "PWR_GOOD" signal as a pulse which is used to time theRST# pulse. In many systems, "PWR_GOOD" may be a level, in which case the RST# pulse must betimed in another way.
Revision 2.2
136
4.3.3. Pull-ups
3&,FRQWUROVLJQDOVDOZD\VUHTXLUHSXOOXSUHVLVWRUVRQWKHPRWKHUERDUGQRWWKHH[SDQVLRQERDUGWRHQVXUHWKDWWKH\FRQWDLQVWDEOHYDOXHVZKHQQRDJHQWLVDFWLYHO\GULYLQJWKHEXV7KLVLQFOXGHVFRAME#TRDY#IRDY#DEVSEL#STOP#SERR#PERR#LOCK#, INTA#, INTB#, INTC#, INTD#,REQ64#DQG ACK64#7KHSRLQWWRSRLQWDQGVKDUHGELWVLJQDOVGRQRWUHTXLUHSXOOXSVEXVSDUNLQJHQVXUHVWKHLUVWDELOLW\5HIHUWR6HFWLRQIRUVSHFLDOUHTXLUHPHQWVIRUWHUPLQDWLQJAD[63::32]C/BE[7::4]#DQGPAR64.5HIHUWR6HFWLRQIRUSXOOXSDQGGHFRXSOLQJUHTXLUHPHQWVIRUPRSNT1#DQGPRSNT2#5HIHUWR6HFWLRQIRUSXOOXSDQGGHFRXSOLQJUHTXLUHPHQWVIRUM66EN
5HVHUYHGSLQV$DQG$PXVWEHVHSDUDWHO\SXOOHGXSZLWKDQ∼.ΩUHVLVWRUWREHFRQVLVWHQWZLWKSUHYLRXVYHUVLRQVRIWKLVVSHFLILFDWLRQ3UHYLRXVYHUVLRQVRIWKLVVSHFLILFDWLRQDVVLJQHGIXQFWLRQVWRWKHVHSLQV$OVRLIERXQGDU\VFDQLVQRWLPSOHPHQWHGRQWKHSODQDUTMSDQGTDIPXVWEHLQGHSHQGHQWO\EXVHGDQGSXOOHGXSHDFKZLWKa.ΩUHVLVWRUVDQGTRST#DQGTCKPXVWEHLQGHSHQGHQWO\EXVHGDQGSXOOHGGRZQHDFKZLWKa.ΩUHVLVWRUVTDOPXVWEHOHIWRSHQ
7KHIRUPXODVIRUPLQLPXPDQGPD[LPXPSXOOXSUHVLVWRUVDUHSURYLGHGEHORZ5PLQLVSULPDULO\GULYHQE\,ROWKH'&ORZRXWSXWFXUUHQWZKHUHDVWKHQXPEHURIORDGVRQO\KDVDVHFRQGDU\HIIHFW2QWKHRWKHUKDQG5PD[LVSULPDULO\GULYHQE\WKHQXPEHURIORDGVSUHVHQW7KHVSHFLILFDWLRQSURYLGHVIRUDPLQLPXP5YDOXHWKDWLVFDOFXODWHGEDVHGRQORDGVEHOLHYHGWREHDZRUVWFDVHDQGDW\SLFDO5YDOXHWKDWLVFDOFXODWHGDVWKHPD[LPXP5YDOXHZLWKORDGV7KHPD[LPXP5YDOXHLVSURYLGHGE\IRUPXODRQO\DQGZLOOEHWKHKLJKHVWLQDV\VWHPZLWKWKHVPDOOHVWQXPEHURIORDGV
5 9FF 9 , ,RO RO LOPLQ PD[ > @ > @= − + ⋅ , where 16 = max number of loads
5 9FF 9 QXP ORDGV ,[ LKPD[ PLQ= − ×> @ > B @ ,
where: 9 Y[ = for 5V signaling, and 9 9FF[ = for 3.3V signaling.
7DEOHSURYLGHVPLQLPXPDQGW\SLFDOYDOXHVIRUERWK9DQG9VLJQDOLQJHQYLURQPHQWV7KHW\SLFDOYDOXHVKDYHEHHQGHUDWHGIRUUHVLVWRUVDWQRPLQDOYDOXHV
7DEOH0LQLPXPDQG7\SLFDO3XOOXS5HVLVWRU9DOXHV
Signaling Rail Rmin Rtypical Rmax
5V 963 Ω 2.7 KΩ @ 10% see formula
3.3V 2.42 KΩ 8.2 KΩ @ 10% see formula
7KHFHQWUDOUHVRXUFHRUDQ\FRPSRQHQWFRQWDLQLQJDQDUELWUDWLRQXQLWPD\UHTXLUHDZHDNSXOOXSRQHDFKXQFRQQHFWHGREQ#SLQDQGHDFKREQ#SLQFRQQHFWHGWRD3&,H[SDQVLRQVORWLQRUGHUWRLQVXUHWKDWWKHVHVLJQDOVGRQRWIORDW9DOXHVIRUWKLVSXOOXSVKDOOEHVSHFLILHGE\WKHFHQWUDOUHVRXUFHYHQGRU
6\VWHPVXWLOL]LQJPME#PXVWSURYLGHDSXOOXSRQWKDWVLJQDO7KHUHVLVWRUYDOXHXVHGLVFDOFXODWHGXVLQJWKHIRUPXODVDERYHEXWVXEVWLWXWLQJ,2IIIRU,LK
Revision 2.2
137
4.3.4. Power
4.3.4.1. Power Requirements
$OO3&,FRQQHFWRUVUHTXLUHIRXUSRZHUUDLOV999DQG96\VWHPVWKDWSURYLGH3&,FRQQHFWRUVDUHUHTXLUHGWRSURYLGHDOOIRXUUDLOVLQHYHU\V\VWHPZLWKWKHFXUUHQWEXGJHWVSHFLILHGLQ7DEOH6\VWHPVPD\RSWLRQDOO\VXSSO\9DX[SRZHUDVVSHFLILHGLQWKH3&,%XV3RZHU0DQDJHPHQW,QWHUIDFH6SHFLILFDWLRQ6\VWHPVWKDWGRQRWVXSSRUW3&,EXVSRZHUPDQDJHPHQWPXVWWUHDWWKH9DX[SLQDVUHVHUYHG
&XUUHQWUHTXLUHPHQWVSHUFRQQHFWRUIRUWKHWZR9UDLOVDUHSURYLGHGLQ7DEOH7KHUHDUHQRVSHFLILFV\VWHPUHTXLUHPHQWVIRUFXUUHQWSHUFRQQHFWRURQWKH9DQG9UDLOVWKLVLVV\VWHPGHSHQGHQW1RWHWKDW6HFWLRQUHTXLUHVWKDWDQH[SDQVLRQFDUGPXVWOLPLWLWVWRWDOSRZHUFRQVXPSWLRQWRZDWWVIURPDOOSRZHUUDLOV7KHV\VWHPSURYLGHVDWRWDOSRZHUEXGJHWIRU3&,H[SDQVLRQERDUGVWKDWFDQEHGLVWULEXWHGEHWZHHQFRQQHFWRUVLQDQDUELWUDU\ZD\7KHPRSNTn#SLQVRQWKHFRQQHFWRUDOORZWKHV\VWHPWRRSWLRQDOO\DVVHVVWKHSRZHUGHPDQGRIHDFKH[SDQVLRQERDUGDQGGHWHUPLQHLIWKHLQVWDOOHGFRQILJXUDWLRQZLOOUXQZLWKLQWKHWRWDOSRZHUEXGJHW5HIHUWR6HFWLRQIRUIXUWKHUGHWDLOV
7DEOHVSHFLILHVWKHWROHUDQFHVRIVXSSO\UDLOV1RWHWKDWWKHVHWROHUDQFHVDUHWREHJXDUDQWHHGDWWKHFRPSRQHQWVQRWWKHVXSSO\
7DEOH3RZHU6XSSO\5DLO7ROHUDQFHV
Power Rail Expansion Boards (Short and Long)
5 V ±5% 5 A max. (system dependent)
3.3 V ±0.3 V 7.6 A max. (system dependent)
12 V ±5% 500 mA
-12 V ±10% 100 mA
4.3.4.2. Sequencing
7KHUHLVQRVSHFLILHGVHTXHQFHLQZKLFKWKHIRXUSRZHUUDLOVDUHDFWLYDWHGRUGHDFWLYDWHG7KH\PD\FRPHXSDQGJRGRZQLQDQ\RUGHU7KHV\VWHPPXVWDVVHUWRST#ERWKDWSRZHUXSDQGZKHQHYHUHLWKHUWKH9RU9UDLOVJRRXWRIVSHFLILFDWLRQSHU6HFWLRQ'XULQJUHVHWDOO3&,VLJQDOVDUHGULYHQWRDVDIHVWDWHDVGHVFULEHGLQ6HFWLRQ
Revision 2.2
138
4.3.4.3. Decoupling
$OOSRZHUSODQHVPXVWEHGHFRXSOHGWRJURXQGWRSURYLGH
• UHDVRQDEOHPDQDJHPHQWRIWKHVZLWFKLQJFXUUHQWVG,GWWRZKLFKWKHSODQHDQGLWVVXSSO\SDWKDUHVXEMHFWHG
• DQ$&UHWXUQSDWKLQDPDQQHUFRQVLVWHQWZLWKKLJKVSHHGVLJQDOLQJWHFKQLTXHV
7KLVLVSODWIRUPGHSHQGHQWDQGQRWGHWDLOHGLQWKHVSHFLILFDWLRQ
4.3.5. System Timing Budget
:KHQFRPSXWLQJDWRWDO3&,ORDGPRGHOFDUHIXODWWHQWLRQPXVWEHSDLGWRPD[LPXPWUDFHOHQJWKDQGORDGLQJRIH[SDQVLRQERDUGVDVVSHFLILHGLQ6HFWLRQ$OVRWKHPD[LPXPSLQFDSDFLWDQFHRIS)PXVWEHDVVXPHGIRUH[SDQVLRQERDUGVZKHUHDVWKHDFWXDOSLQFDSDFLWDQFHPD\EHXVHGIRUSODQDUGHYLFHV
7KHWRWDOFORFNSHULRGFDQEHGLYLGHGLQWRIRXUVHJPHQWV9DOLGRXWSXWGHOD\7YDODQGLQSXWVHWXSWLPH7VXDUHVSHFLILHGE\WKHFRPSRQHQWVSHFLILFDWLRQ7RWDOFORFNVNHZ7VNHZDQGPD[LPXPEXVSURSDJDWLRQWLPH7SURSDUHV\VWHPSDUDPHWHUV7SURSLVVSHFLILHGDVQVEXWPD\EHLQFUHDVHGWRQVE\ORZHULQJFORFNVNHZWKDWLV7SURSSOXV7VNHZWRJHWKHUPD\QRWH[FHHGQVKRZHYHUXQGHUQRFLUFXPVWDQFHPD\7VNHZH[FHHGQV)XUWKHUPRUHE\XVLQJFORFNUDWHVVORZHUWKDQ0+]VRPHV\VWHPVPD\EXLOGODUJHU3&,WRSRORJLHVKDYLQJ7SURSYDOXHVODUJHUWKDQWKRVHVSHFLILHGKHUH6LQFHFRPSRQHQWWLPHV7YDODQG7VXDQGFORFNVNHZDUHIL[HGDQ\LQFUHDVHLQFORFNF\FOHWLPHDOORZVDQHTXLYDOHQWLQFUHDVHLQ7SURS)RUH[DPSOHDW0+]QVFORFNSHULRG7SURSPD\EHLQFUHDVHGWRQV1RWHWKDWWKLVWUDGHRIIDIIHFWVV\VWHPVPRWKHUERDUGVRQO\DOODGGLQERDUGGHVLJQVPXVWDVVXPH0+]RSHUDWLRQ
,Q9VLJQDOLQJHQYLURQPHQWV7SURSLVPHDVXUHGDVVKRZQLQ)LJXUH,WEHJLQVDWWKHWLPHWKHVLJQDODWWKHRXWSXWEXIIHUZRXOGKDYHFURVVHGWKHWKUHVKROGSRLQW9WHVWLQ)LJXUHKDGWKHRXWSXWEHHQGULYLQJWKHS)OXPSORDGVSHFLILHGIRU7YDOPHDVXUHPHQW7KHHQGRI7SURSIRUDQ\SDUWLFXODULQSXWLVGHWHUPLQHGE\RQHRIWKHIROORZLQJWZRPHDVXUHPHQWPHWKRGV7KHPHWKRGWKDWSURGXFHVWKHORQJHUYDOXHIRU7SURSPXVWEHXVHG
0HWKRG7KHHQGRI7SURSLVWKHWLPHZKHQWKHVLJQDODWWKHLQSXWFURVVHV9WHVWIRUWKHODVWWLPH6HH)LJXUHDG
0HWKRG&RQVWUXFWDOLQHZLWKDVORSHHTXDOWRWKH,QSXW6LJQDO(GJH5DWHVKRZQLQ7DEOHDQGFURVVLQJWKURXJKWKHSRLQWZKHUHWKHVLJQDODWWKHLQSXWFURVVHV9LKKLJKJRLQJRU9LOORZJRLQJIRUWKHODVWWLPH7KHHQGRI7SURSLVWKHWLPHZKHQWKHFRQVWUXFWHGOLQHFURVVHV9WHVW6HH)LJXUHEFHI
Revision 2.2
139
Implementation Note: Determining the End of Tprop7KHHQGRI7SURSLVDOZD\VGHWHUPLQHGE\WKHFDOFXODWLRQPHWKRGWKDWSURGXFHVWKHORQJHUYDOXHRI7SURS7KHVKDSHRIWKHZDYHIRUPDWWKHLQSXWEXIIHUZLOOGHWHUPLQHZKLFKPHDVXUHPHQWPHWKRGZLOOSURGXFHWKHORQJHUYDOXH
:KHQWKHVLJQDOULVHVRUIDOOVIURP9WHVWWRWKHODVWFURVVLQJRU9LKKLJKJRLQJRU9LOORZJRLQJIDVWHUWKDQWKH,QSXW6LJQDO(GJH5DWHVKRZQLQ7DEOH0HWKRGZLOOSURGXFHWKHORQJHUYDOXH6HH)LJXUHDG
:KHQWKHVLJQDOULVHVRUIDOOVIURP9WHVWWRWKHODVWFURVVLQJRU9LKKLJKJRLQJRU9LOORZJRLQJVORZHUWKDQWKH,QSXW6LJQDO(GJH5DWH0HWKRGZLOOSURGXFHWKHORQJHUYDOXH,QRWKHUZRUGVLIWKHVLJQDOSODWHDXVRUULVHVKLJKJRLQJRUIDOOVORZJRLQJVORZO\DIWHUFURVVLQJ9WHVWRUULQJVEDFNDFURVV9LKKLJKJRLQJRU9LOORZJRLQJVLJQLILFDQWO\DIWHUFURVVLQJ9WHVW0HWKRGZLOOSURGXFHWKHORQJHUYDOXH6HH)LJXUHEFHI
)RU9VLJQDOLQJHQYLURQPHQWVVKRZQLQ)LJXUH7SURSLVPHDVXUHGLQDVLPLODUZD\H[FHSWWKDWWKHRXWSXWEXIIHUGULYHVWKHΩOXPSORDGVSHFLILHGIRU7YDOPHDVXUHPHQW,QWKLVFDVHWKHPHDVXUHPHQWRI7SURSEHJLQVDWWKHWLPHWKHRXWSXWEXIIHUZRXOGKDYHUHDFKHGWKH7YDOPHDVXUHPHQWVSHFLILFDWLRQ7DEOHVSHFLILHVWKLVSRLQWDVHLWKHU³9WULVH´IRUDULVLQJVLJQDORU³9WIDOO´IRUDIDOOLQJVLJQDO7KHHQGRIWKH7SURSSHULRGLVPHDVXUHGXVLQJWKHVDPHWKUHVKROG9WHVWDQGPHWKRGVDVLQWKH9FDVH
5HIHUWR7DEOH7DEOHDQG7DEOHIRUWKHYDOXHVRISDUDPHWHUVLQ)LJXUHDQG)LJXUHLQ0+]PRGH5HIHUWR&KDSWHUIRUDGHVFULSWLRQRI0+]RSHUDWLRQ
)RUDJLYHQGULYHUORFDWLRQWKHZRUVWFDVHWKDWPXVWEHFRQVLGHUHGZKHQGHWHUPLQLQJWKHYDOXHRI7SURSLVZKHQWKHVLJQDOVHWWOHVDWDOORWKHUGHYLFHVRQWKHEXV7KHYDOXHRI7SURSLVQRWDIIHFWHGE\WKHWLPHWKHVLJQDOVHWWOHVDWWKHGULYHURXWSXWVLQFHGHYLFHVDUHQRWSHUPLWWHGWRGULYHDQGUHFHLYHDVLJQDODWWKHVDPHWLPH5HIHUWR6HFWLRQLWHPIRUDGGLWLRQDOGHWDLOV
,QPDQ\V\VWHPOD\RXWVFRUUHFW3&,VLJQDOSURSDJDWLRQUHOLHVRQGLRGHVHPEHGGHGLQ3&,FRPSRQHQWVWROLPLWUHIOHFWLRQVDQGVXFFHVVIXOO\PHHW7SURS,QFRQILJXUDWLRQVZKHUHXQWHUPLQDWHGWUDFHHQGVSURSDJDWHDVLJQLILFDQWGLVWDQFHIURPD3&,FRPSRQHQWHJDVHFWLRQRIXQSRSXODWHGH[SDQVLRQFRQQHFWRUVLWPD\EHQHFHVVDU\WRDGGDFWLYHHJGLRGHWHUPLQDWLRQDWWKHXQORDGHGHQGRIWKHEXVLQRUGHUWRLQVXUHDGHTXDWHVLJQDOTXDOLW\1RWHWKDWVLQFHWKHVLJQDOLQJSURWRFROGHSHQGVRQWKHLQLWLDOUHIOHFWLRQSDVVLYHWHUPLQDWLRQGRHVQRWZRUN
Revision 2.2
140
DrivingBus
DrivingTest Load
2.0V
1.0V
thV
ihV
testVDrivingBus
DrivingTest Load
thV
ihV
testV
DrivingBus
DrivingTest Load
2.0V
1.0V
thV
ihV
testV
Driving Bus
Driving Test Load
tlV
ilV
testV
DrivingBus
Tprop
2.0V
1.0V
tlV
ilV
testV
DrivingTest Load
ilV
tlV
testV
InputSignalEdgeRate
Input SignalEdge Rate
Driving Test Load
Input SignalEdge Rate
Input SignalEdge Rate
Driving Bus
(a) (b)
(c) (d)
(e) (f)
2.0V
1.0V
2.0V
1.0V
2.0V
1.0V
Tprop
Tprop Tprop
Tprop
Tprop
)LJXUH0HDVXUHPHQWRI7SURS9ROW6LJQDOLQJ
Revision 2.2
141
4.3.6. Physical Requirements
4.3.6.1. Routing and Layout Recommendations for Four-LayerMotherboards
7KHSRZHUSLQVKDYHEHHQDUUDQJHGRQWKHFRQQHFWRUWRIDFLOLWDWHOD\RXWVRQIRXUOD\HUPRWKHUERDUGV$VSOLWSRZHUSODQHLVSHUPLWWHGFUHDWLQJD9LVODQGLQWKH9SODQHZKLFKFRQQHFWVDOOWKH93&,FRQQHFWRUSLQVDQGPD\RSWLRQDOO\KDYHDSRZHUGLVWULEXWLRQILQJHUUHDFKLQJWRWKHSRZHUVXSSO\FRQQHFWRU$OWKRXJKWKLVLVDVWDQGDUGWHFKQLTXHURXWLQJKLJKVSHHGVLJQDOVGLUHFWO\RYHUWKLVSODQHVSOLWFDQFDXVHVLJQDOLQWHJULW\SUREOHPV7KHVSOLWLQWKHSODQHGLVUXSWVWKH$&UHWXUQSDWKIRUWKHVLJQDOFUHDWLQJDQLPSHGDQFHGLVFRQWLQXLW\
$UHFRPPHQGHGVROXWLRQLVWRDUUDQJHWKHVLJQDOOHYHOOD\RXWVVRWKDWQRKLJKVSHHGVLJQDOHJ0+]LVUHIHUHQFHGWRERWKSODQHV6LJQDOWUDFHVVKRXOGHLWKHUUHPDLQHQWLUHO\RYHUWKH9SODQHRUHQWLUHO\RYHUWKH9SODQH6LJQDOVWKDWPXVWFURVVIURPRQHGRPDLQWRWKHRWKHUVKRXOGEHURXWHGRQWKHRSSRVLWHVLGHRIWKHPRWKHUERDUGVRWKDWWKH\DUHUHIHUHQFHGWRWKHJURXQGSODQHZKLFKLVQRWVSOLW,IWKLVLVQRWSRVVLEOHDQGVLJQDOVPXVWEHURXWHGRYHUWKHSODQHVSOLWWKHWZRSODQHVVKRXOGEHFDSDFLWLYHO\WLHGWRJHWKHU9SODQHGHFRXSOHGGLUHFWO\WR9SODQHZLWKµ)KLJKVSHHGFDSDFLWRUVIRUHDFKIRXUVLJQDOVFURVVLQJWKHVSOLWDQGWKHFDSDFLWRUVKRXOGEHSODFHGQRWPRUHWKDQLQFKHVIURPWKHSRLQWWKHVLJQDOVFURVVWKHVSOLW
7KLVUHFRPPHQGDWLRQGRHVQRWDSSO\WRVORZHUVSHHGVLJQDOVVXFKDV,6$EXVVLJQDOV
4.3.6.2. Motherboard Impedance
7KHUHLVQREDUHERDUGLPSHGDQFHVSHFLILFDWLRQIRUPRWKHUERDUGV7KHV\VWHPGHVLJQHUKDVWZRSULPDU\FRQVWUDLQWVLQZKLFKWRZRUN
• 7KHOHQJWKDQGVLJQDOYHORFLW\PXVWDOORZDIXOOURXQGWULSWLPHRQWKHEXVZLWKLQWKHVSHFLILHGSURSDJDWLRQGHOD\RIQV5HIHUWR6HFWLRQ
• 7KHORDGHGLPSHGDQFHVHHQDWDQ\GULYHSRLQWRQWKHQHWZRUNPXVWEHVXFKWKDWD3&,RXWSXWGHYLFHDVVSHFLILHGE\LWV9,FXUYHFDQPHHWLQSXWGHYLFHVSHFLILFDWLRQVZLWKDVLQJOHUHIOHFWLRQRIWKHVLJQDO7KLVLQFOXGHVORDGVSUHVHQWHGE\H[SDQVLRQERDUGV
2SHUDWLQJIUHTXHQF\PD\EHWUDGHGRIIIRUDGGLWLRQDOURXQGWULSVRQWKHEXVWREXLOGFRQILJXUDWLRQVWKDWPLJKWQRWFRPSO\ZLWKWKHWZRFRQVWUDLQWVPHQWLRQHGDERYH7KLVRSWLRQLVQHLWKHUUHFRPPHQGHGQRUVSHFLILFDOO\SUHFOXGHG
Revision 2.2
142
4.3.7. Connector Pin Assignments
7KH3&,FRQQHFWRUFRQWDLQVDOOWKHVLJQDOVGHILQHGIRU3&,FRPSRQHQWVSOXVWZRSLQVWKDWDUHUHODWHGWRWKHFRQQHFWRURQO\7KHVHSLQVPRSNT1#DQGPRSNT2#DUHGHVFULEHGLQ6HFWLRQ0RWKHUERDUGVPXVWGHFRXSOHERWKRIWKHVHSLQVLQGLYLGXDOO\WRJURXQGZLWKµ)KLJKVSHHGFDSDFLWRUVEHFDXVHRQHRUERWKRIWKHSLQVDOVRSURYLGHDQ$&UHWXUQSDWK7KHVHSLQVPD\QRWEHEXVHGRURWKHUZLVHFRQQHFWHGWRHDFKRWKHURQWKHPRWKHUERDUG)XUWKHUXVHRIWKHVHSLQVRQWKHPRWKHUERDUGLVRSWLRQDO,IWKHPRWKHUERDUGGHVLJQDFFHVVHVWKHVHSLQVWRREWDLQERDUGLQIRUPDWLRQHDFKSLQPXVWKDYHDQDSSURSULDWHSXOOXSUHVLVWRURIDSSUR[LPDWHO\.ΩRQWKHPRWKHUERDUG7KHFRQQHFWRUSLQDVVLJQPHQWVDUHVKRZQLQ7DEOH3LQVODEHOHG³5HVHUYHG´PXVWEHOHIWXQFRQQHFWHGRQDOOFRQQHFWRUV
3LQ%LVDVSHFLDOSXUSRVHSLQWKDWKDVORJLFDOVLJQLILFDQFHLQ0+]FDSDEOHV\VWHPVDQGLQVXFKV\VWHPVLWPXVWEHVHSDUDWHO\EXVHGSXOOHGXSDQGGHFRXSOHGDVGHVFULEHGLQ6HFWLRQ)RUDOORWKHU3&,FRQQHFWRUVWKLVSLQPXVWEHWUHDWHGLQDOOUHVSHFWVDVDVWDQGDUGJURXQGSLQLHWKHFRQQHFWRUSLQPXVWEHFRQQHFWHGWRWKHJURXQGSODQH
Revision 2.2
143
7DEOH3&,&RQQHFWRU3LQRXW
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
1 -12V TRST# -12V TRST# 32-bit connector start
2 TCK +12V TCK +12V3 Ground TMS Ground TMS4 TDO TDI TDO TDI5 +5V +5V +5V +5V6 +5V INTA# +5V INTA#7 INTB# INTC# INTB# INTC#8 INTD# +5V INTD# +5V9 PRSNT1# Reserved PRSNT1# Reserved10 Reserved +5V (I/O) Reserved +3.3V (I/O)
11 PRSNT2# Reserved PRSNT2# Reserved12 Ground Ground CONNECTOR KEY 3.3 volt key
13 Ground Ground CONNECTOR KEY 3.3 volt key
14 Reserved 3.3Vaux Reserved 3.3Vaux15 Ground RST# Ground RST#16 CLK +5V (I/O) CLK +3.3V (I/O)
17 Ground GNT# Ground GNT#18 REQ# Ground REQ# Ground19 +5V (I/O) PME# +3.3V (I/O) PME#20 AD[31] AD[30] AD[31] AD[30]21 AD[29] +3.3V AD[29] +3.3V22 Ground AD[28] Ground AD[28]23 AD[27] AD[26] AD[27] AD[26]24 AD[25] Ground AD[25] Ground25 +3.3V AD[24] +3.3V AD[24]26 C/BE[3]# IDSEL C/BE[3]# IDSEL27 AD[23] +3.3V AD[23] +3.3V28 Ground AD[22] Ground AD[22]29 AD[21] AD[20] AD[21] AD[20]30 AD[19] Ground AD[19] Ground31 +3.3V AD[18] +3.3V AD[18]32 AD[17] AD[16] AD[17] AD[16]33 C/BE[2]# +3.3V C/BE[2]# +3.3V34 Ground FRAME# Ground FRAME#35 IRDY# Ground IRDY# Ground36 +3.3V TRDY# +3.3V TRDY#37 DEVSEL# Ground DEVSEL# Ground38 Ground STOP# Ground STOP#39 LOCK# +3.3V LOCK# +3.3V40 PERR# Reserved* PERR# Reserved*41 +3.3V Reserved* +3.3V Reserved*42 SERR# Ground SERR# Ground
7KLVSLQZDVXVHGLQSUHYLRXVYHUVLRQVRIWKLVVSHFLILFDWLRQDQGPD\KDYHEHHQEXVHGWRRWKHUFRQQHFWRUVDQGSXOOHGXS7REHFRPSODLQWZLWKWKLVYHUVLRQRIWKHVSHFLILFDWLRQWKLVSLQPXVWEHOHIWXQFRQQHFWHGHJQRWEXVHGRUSXOOHGXS
Revision 2.2
144
7DEOH3&,&RQQHFWRU3LQRXWFRQWLQXHG
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
43 +3.3V PAR +3.3V PAR44 C/BE[1]# AD[15] C/BE[1]# AD[15]45 AD[14] +3.3V AD[14] +3.3V46 Ground AD[13] Ground AD[13]47 AD[12] AD[11] AD[12] AD[11]48 AD[10] Ground AD[10] Ground49 Ground AD[09] M66EN AD[09] 66 MHz / gnd
50 CONNECTOR KEY Ground Ground 5 volt key
51 CONNECTOR KEY Ground Ground 5 volt key
52 AD[08] C/BE[0]# AD[08] C/BE[0]#53 AD[07] +3.3V AD[07] +3.3V54 +3.3V AD[06] +3.3V AD[06]55 AD[05] AD[04] AD[05] AD[04]56 AD[03] Ground AD[03] Ground57 Ground AD[02] Ground AD[02]58 AD[01] AD[00] AD[01] AD[00]59 +5V (I/O) +5V (I/O) +3.3V (I/O) +3.3V (I/O)
60 ACK64# REQ64# ACK64# REQ64#61 +5V +5V +5V +5V62 +5V +5V +5V +5V 32-bit connector end
CONNECTOR KEY CONNECTOR KEY 64-bit spacer
CONNECTOR KEY CONNECTOR KEY 64-bit spacer
63 Reserved Ground Reserved Ground 64-bit connector start
64 Ground C/BE[7]# Ground C/BE[7]#65 C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]#66 C/BE[4]# +5V (I/O) C/BE[4]# +3.3V (I/O)
67 Ground PAR64 Ground PAR6468 AD[63] AD[62] AD[63] AD[62]69 AD[61] Ground AD[61] Ground70 +5V (I/O) AD[60] +3.3V (I/O) AD[60]71 AD[59] AD[58] AD[59] AD[58]72 AD[57] Ground AD[57] Ground73 Ground AD[56] Ground AD[56]74 AD[55] AD[54] AD[55] AD[54]75 AD[53] +5V (I/O) AD[53] +3.3V (I/O)
76 Ground AD[52] Ground AD[52]77 AD[51] AD[50] AD[51] AD[50]78 AD[49] Ground AD[49] Ground79 +5V (I/O) AD[48] +3.3V (I/O) AD[48]80 AD[47] AD[46] AD[47] AD[46]81 AD[45] Ground AD[45] Ground82 Ground AD[44] Ground AD[44]
Revision 2.2
145
7DEOH3&,&RQQHFWRU3LQRXWFRQWLQXHG
5V System Environment 3.3V System Environment
Pin Side B Side A Side B Side A Comments
83 AD[43] AD[42] AD[43] AD[42]84 AD[41] +5V (I/O) AD[41] +3.3V (I/O)
85 Ground AD[40] Ground AD[40]86 AD[39] AD[38] AD[39] AD[38]87 AD[37] Ground AD[37] Ground88 +5V (I/O) AD[36] +3.3V (I/O) AD[36]89 AD[35] AD[34] AD[35] AD[34]90 AD[33] Ground AD[33] Ground91 Ground AD[32] Ground AD[32]92 Reserved Reserved Reserved Reserved93 Reserved Ground Reserved Ground94 Ground Reserved Ground Reserved 64-bit connector end
3LQVODEHOHG9,2DQG9,2DUHVSHFLDOSRZHUSLQVIRUGHILQLQJDQGGULYLQJWKH3&,VLJQDOLQJUDLORQWKH8QLYHUVDO%RDUG2QWKHPRWKHUERDUGWKHVHSLQVDUHFRQQHFWHGWRWKHPDLQ9RU9SODQHUHVSHFWLYHO\
5HIHUWR6HFWLRQIRUVSHFLDOUHTXLUHPHQWVIRUWKHFRQQHFWLRQRIREQ64#RQELWRQO\H[SDQVLRQVORWFRQQHFWRUV
Revision 2.2
146
4.4. Expansion Board Specification
4.4.1. Board Pin Assignment
7KH3&,FRQQHFWRUFRQWDLQVDOOWKHVLJQDOVGHILQHGIRU3&,FRPSRQHQWVSOXVWZRSLQVWKDWDUHUHODWHGWRWKHFRQQHFWRURQO\7KHVHDUHPRSNT1#DQGPRSNT2#7KH\DUHXVHGIRUWZRSXUSRVHVLQGLFDWLQJWKDWDQH[SDQVLRQERDUGLVSK\VLFDOO\SUHVHQWLQWKHVORWDQGSURYLGLQJLQIRUPDWLRQDERXWWKHWRWDOSRZHUUHTXLUHPHQWVRIWKHERDUG7DEOHGHILQHVWKHUHTXLUHGVHWWLQJRIWKHPRSNT#SLQVIRUH[SDQVLRQERDUGV
7DEOH3UHVHQW6LJQDO'HILQLWLRQV
PRSNT1# PRSNT2# Expansion Configuration
Open Open No expansion board present
Ground Open Expansion board present, 25 W maximum
Open Ground Expansion board present, 15 W maximum
Ground Ground Expansion board present, 7.5 W maximum
,QSURYLGLQJDSRZHUOHYHOLQGLFDWLRQWKHH[SDQVLRQERDUGPXVWLQGLFDWHWRWDOPD[LPXPSRZHUFRQVXPSWLRQIRUWKHERDUGLQFOXGLQJDOOVXSSO\YROWDJHV7KHH[SDQVLRQERDUGVPD\RSWLRQDOO\GUDZDOOWKLVSRZHUIURPHLWKHUWKH9RU9SRZHUUDLO)XUWKHUPRUHLIWKHH[SDQVLRQERDUGLVFRQILJXUDEOHHJVRFNHWVIRUPHPRU\H[SDQVLRQHWFWKHSLQVWUDSSLQJPXVWLQGLFDWHWKHWRWDOSRZHUFRQVXPHGE\DIXOO\FRQILJXUHGERDUGZKLFKPD\EHPRUHWKDQWKDWFRQVXPHGLQLWVVKLSSLQJFRQILJXUDWLRQ
([SDQVLRQERDUGVWKDWGRQRWLPSOHPHQW-7$*%RXQGDU\6FDQDUHUHTXLUHGWRFRQQHFWTDIDQGTDOSLQV$DQG%VRWKHVFDQFKDLQLVQRWEURNHQ
3LQ%LVDVSHFLDOSXUSRVHSLQWKDWKDVORJLFDOVLJQLILFDQFHLQ0+]FDSDEOHH[SDQVLRQERDUGVDQGLQVXFKERDUGVLWPXVWEHFRQQHFWHGDQGGHFRXSOHGDVGHVFULEHGLQ6HFWLRQ)RUDOORWKHUH[SDQVLRQERDUGVWKLVSLQPXVWEHWUHDWHGLQDOOUHVSHFWVDVDVWDQGDUGJURXQGSLQLHWKHHGJHILQJHUPXVWEHSODWHGDQGFRQQHFWHGWRWKHJURXQGSODQHRIWKHH[SDQVLRQERDUG
Revision 2.2
147
7DEOH3&,([SDQVLRQ%RDUG3LQRXW
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
1 -12V TRST# -12V TRST# -12V TRST# 32-bit start
2 TCK +12V TCK +12V TCK +12V3 Ground TMS Ground TMS Ground TMS4 TDO TDI TDO TDI TDO TDI5 +5V +5V +5V +5V +5V +5V6 +5V INTA# +5V INTA# +5V INTA#7 INTB# INTC# INTB# INTC# INTB# INTC#8 INTD# +5V INTD# +5V INTD# +5V9 PRSNT1# Reserved PRSNT1# Reserved PRSNT1# Reserved10 Reserved +5V Reserved +VI/O Reserved +3.3V11 PRSNT2# Reserved PRSNT2# Reserved PRSNT2# Reserved12 Ground Ground KEYWAY KEYWAY 3.3V key
13 Ground Ground KEYWAY KEYWAY 3.3V key
14 Reserved 3.3Vaux Reserved 3.3Vaux Reserved 3.3Vaux15 Ground RST# Ground RST# Ground RST#16 CLK +5V CLK +VI/O CLK +3.3V17 Ground GNT# Ground GNT# Ground GNT#18 REQ# Ground REQ# Ground REQ# Ground19 +5V PME# +VI/O PME# +3.3V PME#20 AD[31] AD[30] AD[31] AD[30] AD[31] AD[30]21 AD[29] +3.3V AD[29] +3.3V AD[29] +3.3V22 Ground AD[28] Ground AD[28] Ground AD[28]23 AD[27] AD[26] AD[27] AD[26] AD[27] AD[26]24 AD[25] Ground AD[25] Ground AD[25] Ground25 +3.3V AD[24] +3.3V AD[24] +3.3V AD[24]26 C/BE[3]# IDSEL C/BE[3]# IDSEL C/BE[3]# IDSEL27 AD[23] +3.3V AD[23] +3.3V AD[23] +3.3V28 Ground AD[22] Ground AD[22] Ground AD[22]29 AD[21] AD[20] AD[21] AD[20] AD[21] AD[20]30 AD[19] Ground AD[19] Ground AD[19] Ground31 +3.3V AD[18] +3.3V AD[18] +3.3V AD[18]32 AD[17] AD[16] AD[17] AD[16] AD[17] AD[16]33 C/BE[2]# +3.3V C/BE[2]# +3.3V C/BE[2]# +3.3V34 Ground FRAME# Ground FRAME# Ground FRAME#35 IRDY# Ground IRDY# Ground IRDY# Ground36 +3.3V TRDY# +3.3V TRDY# +3.3V TRDY#37 DEVSEL# Ground DEVSEL# Ground DEVSEL# Ground38 Ground STOP# Ground STOP# Ground STOP#39 LOCK# +3.3V LOCK# +3.3V LOCK# +3.3V40 PERR# Reserved PERR# Reserved PERR# Reserved41 +3.3V Reserved +3.3V Reserved +3.3V Reserved42 SERR# Ground SERR# Ground SERR# Ground
Revision 2.2
148
7DEOH3&,([SDQVLRQ%RDUG3LQRXWFRQWLQXHG
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
43 +3.3V PAR +3.3V PAR +3.3V PAR44 C/BE[1]# AD[15] C/BE[1]# AD[15] C/BE[1]# AD[15]45 AD[14] +3.3V AD[14] +3.3V AD[14] +3.3V46 Ground AD[13] Ground AD[13] Ground AD[13]47 AD[12] AD[11] AD[12] AD[11] AD[12] AD[11]48 AD[10] Ground AD[10] Ground AD[10] Ground49 Ground AD[09] M66EN AD[09] M66EN AD[09] 66 MHz /gnd
50 KEYWAY KEYWAY Ground Ground 5V key
51 KEYWAY KEYWAY Ground Ground 5V key
52 AD[08] C/BE[0]# AD[08] C/BE[0]# AD[08] C/BE[0]#53 AD[07] +3.3V AD[07] +3.3V AD[07] +3.3V54 +3.3V AD[06] +3.3V AD[06] +3.3V AD[06]55 AD[05] AD[04] AD[05] AD[04] AD[05] AD[04]56 AD[03] Ground AD[03] Ground AD[03] Ground57 Ground AD[02] Ground AD[02] Ground AD[02]58 AD[01] AD[00] AD[01] AD[00] AD[01] AD[00]59 +5V +5V +VI/O +VI/O +3.3V +3.3V60 ACK64# REQ64# ACK64# REQ64# ACK64# REQ64#61 +5V +5V +5V +5V +5V +5V62 +5V +5V +5V +5V +5V +5V 32-bit end
KEYWAY KEYWAY KEYWAY 64-bit spacer
KEYWAY KEYWAY KEYWAY 64-bit spacer
63 Reserved Ground Reserved Ground Reserved Ground 64-bit start
64 Ground C/BE[7]# Ground C/BE[7]# Ground C/BE[7]#65 C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]# C/BE[6]# C/BE[5]#66 C/BE[4]# +5V C/BE[4]# +VI/O C/BE[4]# +3.3V67 Ground PAR64 Ground PAR64 Ground PAR6468 AD[63] AD[62] AD[63] AD[62] AD[63] AD[62]69 AD[61] Ground AD[61] Ground AD[61] Ground70 +5V AD[60] +VI/O AD[60] +3.3V AD[60]71 AD[59] AD[58] AD[59] AD[58] AD[59] AD[58]72 AD[57] Ground AD[57] Ground AD[57] Ground73 Ground AD[56] Ground AD[56] Ground AD[56]74 AD[55] AD[54] AD[55] AD[54] AD[55] AD[54]75 AD[53] +5V AD[53] +VI/O AD[53] +3.3V76 Ground AD[52] Ground AD[52] Ground AD[52]77 AD[51] AD[50] AD[51] AD[50] AD[51] AD[50]78 AD[49] Ground AD[49] Ground AD[49] Ground79 +5V AD[48] +VI/O AD[48] +3.3V AD[48]80 AD[47] AD[46] AD[47] AD[46] AD[47] AD[46]81 AD[45] Ground AD[45] Ground AD[45] Ground82 Ground AD[44] Ground AD[44] Ground AD[44]
Revision 2.2
149
7DEOH3&,([SDQVLRQ%RDUG3LQRXWFRQWLQXHG
5V Board Universal Board 3.3V Board
Pin Side B Side A Side B Side A Side B Side A Comments
83 AD[43] AD[42] AD[43] AD[42] AD[43] AD[42]84 AD[41] +5V AD[41] +VI/O AD[41] +3.3V85 Ground AD[40] Ground AD[40] Ground AD[40]86 AD[39] AD[38] AD[39] AD[38] AD[39] AD[38]87 AD[37] Ground AD[37] Ground AD[37] Ground88 +5V AD[36] +VI/O AD[36] +3.3V AD[36]89 AD[35] AD[34] AD[35] AD[34] AD[35] AD[34]90 AD[33] Ground AD[33] Ground AD[33] Ground91 Ground AD[32] Ground AD[32] Ground AD[32]92 Reserved Reserved Reserved Reserved Reserved Reserved93 Reserved Ground Reserved Ground Reserved Ground94 Ground Reserved Ground Reserved Ground Reserved 64-bit end
7DEOH3LQ6XPPDU\ELW([SDQVLRQ%RDUG
Pin Type 5V Board Universal Board 3.3V Board
Ground 22 18 (Note) 22 (Note)+5 V 13 8 8
+3.3 V 12 12 17I/O pwr 0 5 0
Reserv’d 4 4 4
NOTE:
If the M66EN pin is implemented, the number of ground pins for a Universalboard is 17 and the number of ground pins for a 3.3V board is 21.
7DEOH3LQ6XPPDU\ELW%RDUGLQFUHPHQWDOSLQV
Pin Type 5V Board Universal Board 3.3V Board
Ground 16 16 16+5 V 6 0 0
+3.3 V 0 0 6I/O pwr 0 6 0
Reserv’d 5 5 5
Revision 2.2
150
3LQVODEHOHG9,2DUHVSHFLDOSRZHUSLQVIRUGHILQLQJDQGGULYLQJWKH3&,VLJQDOLQJUDLORQWKH8QLYHUVDO%RDUG2QWKLVERDUGWKH3&,FRPSRQHQWV,2EXIIHUVPXVWEHSRZHUHGIURPWKHVHVSHFLDOSRZHUSLQVRQO\²QRWIURPWKHRWKHU9RU9SRZHUSLQV
4.4.2. Power Requirements
4.4.2.1. Decoupling
8QGHUW\SLFDOFRQGLWLRQVWKH9FFSODQHWRJURXQGSODQHFDSDFLWDQFHZLOOSURYLGHDGHTXDWHGHFRXSOLQJIRUWKH9FFFRQQHFWRUSLQV7KHPD[LPXPWUDFHOHQJWKIURPDFRQQHFWRUSDGWRWKH9FF*1'SODQHYLDVKDOOEHLQFKHVDVVXPHVDPLOWUDFHZLGWK
+RZHYHURQWKH8QLYHUVDOERDUGLWLVOLNHO\WKDWWKH,2EXIIHUSRZHUUDLOZLOOQRWKDYHDGHTXDWHFDSDFLWDQFHWRWKHJURXQGSODQHWRSURYLGHWKHQHFHVVDU\GHFRXSOLQJ3LQVODEHOHG9,2VKRXOGEHGHFRXSOHGWRJURXQGZLWKDQDYHUDJHRIµ)SHUSLQ
$GGLWLRQDOO\DOO9SLQVHYHQLIWKH\DUHQRWDFWXDOO\GHOLYHULQJSRZHUDQGDQ\XQXVHG9DQG9,2SLQVRQWKH3&,HGJHFRQQHFWRUSURYLGHDQ$&UHWXUQSDWKDQGPXVWKDYHSODWHGHGJHILQJHUVDQGEHFRXSOHGWRWKHJURXQGSODQHRQWKHH[SDQVLRQERDUGDVGHVFULEHGEHORZWRHQVXUHWKH\FRQWLQXHWRIXQFWLRQDVHIILFLHQW$&UHIHUHQFHSRLQWV
7KHGHFRXSOLQJPXVWDYHUDJHDWOHDVWµ)KLJKVSHHGSHU9FFSLQ
7KHWUDFHOHQJWKIURPSLQSDGWRFDSDFLWRUSDGVKDOOEHQRJUHDWHUWKDQLQFKHVXVLQJDWUDFHZLGWKRIDWOHDVWLQFKHV
7KHUHLVQROLPLWWRWKHQXPEHURISLQVWKDWFDQVKDUHWKHVDPHFDSDFLWRUSURYLGHGWKDWUHTXLUHPHQWVDQGDUHPHW
4.4.2.2. Power Consumption
7KHPD[LPXPSRZHUDOORZHGIRUDQ\3&,ERDUGLVZDWWVDQGUHSUHVHQWVWKHWRWDOSRZHUGUDZQIURPDOOSRZHUUDLOVSURYLGHGDWWKHFRQQHFWRU999,2
999DX[7KHH[SDQVLRQERDUGPD\RSWLRQDOO\GUDZDOOWKLVSRZHUIURPHLWKHUWKH9RU9UDLO
,WLVDQWLFLSDWHGWKDWPDQ\V\VWHPVZLOOQRWSURYLGHDIXOOZDWWVSHUFRQQHFWRUIRUHDFKSRZHUUDLOEHFDXVHPRVWERDUGVZLOOW\SLFDOO\GUDZPXFKOHVVWKDQWKLVDPRXQW)RUWKLVUHDVRQLWLVUHFRPPHQGHGWKDW3&,ERDUGVWKDWFRQVXPHPRUHWKDQZDWWVSRZHUXSLQ
35 While the primary goal of the PCI 5V to 3.3V transition strategy is to spare vendors the burden andexpense of implementing 3.3V parts that are "5V tolerant," such parts are not excluded. If a PCI componentof this type is used on the Universal Board, its I/O buffers may optionally be connected to the 3.3V railrather than the "I/O" designated power pins; but high clamp diodes must still be connected to the "I/O"designated power pins. (Refer to the last paragraph of Section 4.2.1.2. - "Clamping directly to the 3.3V railwith a simple diode must never be used in the 5V signaling environment.") Since the effective operation ofthese high clamp diodes may be critical to both signal quality and device reliability, the designer mustprovide enough extra "I/O" designated power pins on a component to handle the current spikes associatedwith the 5V maximum AC waveforms (Section 4.2.1.3.).
Revision 2.2
151
DQGUHVHWWRDUHGXFHGSRZHUVWDWHWKDWFRQVXPHVZDWWVRUOHVV:KLOHLQWKLVVWDWHWKHERDUGPXVWSURYLGHIXOODFFHVVWRLWV3&,&RQILJXUDWLRQ6SDFHDQGPXVWSHUIRUPUHTXLUHGERRWVWUDSIXQFWLRQVVXFKDVEDVLFWH[WPRGHRQDYLGHRERDUG$OORWKHUERDUGIXQFWLRQVFDQEHVXVSHQGHGLIQHFHVVDU\7KLVSRZHUVDYLQJVWDWHFDQEHDFKLHYHGLQDYDULHW\RIZD\V)RUH[DPSOH
• &ORFNUDWHVRQWKHERDUGFDQEHUHGXFHGZKLFKUHGXFHVSHUIRUPDQFHEXWGRHVQRWOLPLWIXQFWLRQDOLW\
• 3RZHUSODQHVWRQRQFULWLFDOSDUWVFRXOGEHVKXWRIIZLWKD)(7ZKLFKFRXOGOLPLWIXQFWLRQDOFDSDELOLW\
$IWHUWKHGULYHUIRUWKHERDUGKDVEHHQLQLWLDOL]HGLWPD\SODFHWKHERDUGLQWRDIXOO\SRZHUHGIXOOIXQFWLRQSHUIRUPDQFHVWDWHXVLQJDGHYLFHGHSHQGHQWPHFKDQLVPRIFKRLFHSUREDEO\UHJLVWHUEDVHG,QDGYDQFHGSRZHUPDQDJHGV\VWHPVWKHGHYLFHGULYHUPD\EHUHTXLUHGWRUHSRUWWKHWDUJHWSRZHUFRQVXPSWLRQEHIRUHIXOO\HQDEOLQJWKHERDUGLQRUGHUWRDOORZWKHV\VWHPWRGHWHUPLQHLILWKDVDVXIILFLHQWSRZHUEXGJHWIRUDOOERDUGVLQWKHFXUUHQWFRQILJXUDWLRQ7KHGULYHUPXVWEHDEOHWRDFFXUDWHO\GHWHUPLQHWKHPD[LPXPSRZHUUHTXLUHPHQWVIRULWVERDUGDVFXUUHQWO\FRQILJXUHGDQGIURPZKLFKUDLOVWKLVSRZHUZLOOEHGUDZQ
([SDQVLRQERDUGVPXVWQHYHUVRXUFHDQ\SRZHUEDFNWRWKHV\VWHPERDUGH[FHSWLQWKHFDVHZKHUHDQH[SDQVLRQERDUGKDVEHHQVSHFLILFDOO\GHVLJQHGWRSURYLGHDJLYHQV\VWHP¶VSRZHU,QVRPHFDVHVERDUGVFDSDEOHRI93&,VLJQDOLQJKDYHPXOWLSOHPHFKDQLVPVWKDWLQGLUHFWO\VRXUFHSRZHUEDFNWRWKHV\VWHPDQGZLOOYLRODWHWKLVUHTXLUHPHQWLIQRWSURSHUO\FRQWUROOHG)RUH[DPSOHERDUGVFRQWDLQLQJFRPSRQHQWVZLWKEXVFODPSVWRWKH9UDLOPD\FUHDWHD³FKDUJHSXPS´ZKLFKGLUHFWVH[FHVVEXVVZLWFKLQJHQHUJ\EDFNLQWRWKHV\VWHPERDUG$OWHUQDWHO\,2RXWSXWEXIIHUVRSHUDWLQJRQWKH9UDLOEXWXVHGLQD9VLJQDOLQJHQYLURQPHQWPD\EOHHGWKHH[FHVVFKDUJHRIIWKHEXVDQGLQWRWKH9SRZHUQHWZKHQWKH\GULYHWKHEXV³KLJK´DIWHULWZDVSUHYLRXVO\GULYHQWRWKH9UDLO8QLQWHQWLRQDOSRZHUVRXUFLQJE\DQ\VXFKPHFKDQLVPPXVWEHPDQDJHGE\SURSHUGHFRXSOLQJDQGVXIILFLHQWORFDOORDGRQWKHVXSSO\EOHHGUHVLVWRURURWKHUZLVHWRGLVVLSDWHDQ\SRZHU³JHQHUDWHG´RQWKHH[SDQVLRQERDUG7KLVUHTXLUHPHQWGRHVQRWDSSO\WRQRLVHJHQHUDWHGRQWKHSRZHUUDLODVORQJDVWKHQHW'&FXUUHQWDFFXPXODWHGRYHUDQ\WZRFORFNSHULRGVLV]HUR
4.4.3. Physical Requirements
4.4.3.1. Trace Length Limits
7UDFHOHQJWKVIURPWKHWRSRIWKHH[SDQVLRQERDUG¶VHGJHFRQQHFWRUWRWKH3&,GHYLFHDUHDVIROORZV
• 7KHPD[LPXPWUDFHOHQJWKVIRUDOOELWLQWHUIDFHVLJQDOVDUHOLPLWHGWRLQFKHVIRUELWDQGELWH[SDQVLRQERDUGV7KLVLQFOXGHVDOOVLJQDOJURXSVUHIHUWR6HFWLRQH[FHSWWKRVHOLVWHGDV6\VWHP3LQV,QWHUUXSW3LQVDQG-7$*3LQV
• 7KHWUDFHOHQJWKVRIWKHDGGLWLRQDOVLJQDOVXVHGLQWKHELWH[WHQVLRQDUHOLPLWHGWRLQFKHVRQDOOELWH[SDQVLRQERDUGV
• 7KHWUDFHOHQJWKIRUWKH3&,CLKVLJQDOLVLQFKHVLQFKHVIRUELWDQGELWH[SDQVLRQERDUGVDQGPXVWEHURXWHGWRRQO\RQHORDG
Revision 2.2
152
4.4.3.2. Routing Recommendations for Four-Layer ExpansionBoards
7KHSRZHUSLQVKDYHEHHQDUUDQJHGRQWKHFRQQHFWRUWRIDFLOLWDWHOD\RXWVRQIRXUOD\HUERDUGV$VSOLWSRZHUSODQHLVSHUPLWWHGDVGHVFULEHGLQ6HFWLRQ$OWKRXJKWKLVLVDVWDQGDUGWHFKQLTXHURXWLQJKLJKVSHHGVLJQDOVGLUHFWO\RYHUWKLVSODQHVSOLWFDQFDXVHVLJQDOLQWHJULW\SUREOHPV7KHVSOLWLQWKHSODQHGLVUXSWVWKH$&UHWXUQSDWKIRUWKHVLJQDOFUHDWLQJDQLPSHGDQFHGLVFRQWLQXLW\
$UHFRPPHQGHGVROXWLRQLVWRDUUDQJHWKHVLJQDOOHYHOOD\RXWVVRWKDWQRKLJKVSHHGVLJQDOHJ0+]LVUHIHUHQFHGWRERWKSODQHV6LJQDOWUDFHVVKRXOGHLWKHUUHPDLQHQWLUHO\RYHUWKH9SODQHRUHQWLUHO\RYHUWKH9SODQH6LJQDOVWKDWPXVWFURVVIURPRQHGRPDLQWRWKHRWKHUVKRXOGEHURXWHGRQWKHRSSRVLWHVLGHRIWKHERDUGVRWKDWWKH\DUHUHIHUHQFHGWRWKHJURXQGSODQHZKLFKLVQRWVSOLW,IWKLVLVQRWSRVVLEOHDQGVLJQDOVPXVWEHURXWHGRYHUWKHSODQHVSOLWWKHWZRSODQHVVKRXOGEHFDSDFLWLYHO\WLHGWRJHWKHU9SODQHGHFRXSOHGGLUHFWO\WR9SODQHZLWKµ)KLJKVSHHGFDSDFLWRUVIRUHDFKIRXUVLJQDOVFURVVLQJWKHVSOLWDQGWKHFDSDFLWRUVKRXOGEHSODFHGQRWPRUHWKDQLQFKHVIURPWKHSRLQWWKHVLJQDOVFURVVWKHVSOLW
4.4.3.3. Impedance
7KHXQORDGHGFKDUDFWHULVWLFLPSHGDQFH=
RIWKHVKDUHG3&,VLJQDOWUDFHVRQWKHH[SDQVLRQERDUGVKDOOEHFRQWUROOHGWREHLQWKHΩΩUDQJH7KHWUDFHYHORFLW\PXVWEHEHWZHHQSVLQFKDQGSVLQFK
4.4.3.4. Signal Loading
6KDUHG3&,VLJQDOVPXVWEHOLPLWHGWRRQHORDGRQWKHH[SDQVLRQERDUG9LRODWLRQRIH[SDQVLRQERDUGWUDFHOHQJWKRUORDGLQJOLPLWVZLOOFRPSURPLVHV\VWHPVLJQDOLQWHJULW\,WLVVSHFLILFDOO\DYLRODWLRQRIWKLVVSHFLILFDWLRQIRUH[SDQVLRQERDUGVWR
• $WWDFKDQH[SDQVLRQ520GLUHFWO\RUYLDEXVWUDQVFHLYHUVRQDQ\3&,SLQV
• $WWDFKWZRRUPRUH3&,GHYLFHVRQDQH[SDQVLRQERDUGXQOHVVWKH\DUHSODFHGEHKLQGD3&,WR3&,EULGJH
• $WWDFKDQ\ORJLFRWKHUWKDQDVLQJOH3&,GHYLFHWKDWVQRRSV3&,SLQV
• 8VH3&,FRPSRQHQWVHWVWKDWSODFHPRUHWKDQRQHORDGRQHDFK3&,SLQHJVHSDUDWHDGGUHVVDQGGDWDSDWKFRPSRQHQWV
• 8VHD3&,FRPSRQHQWWKDWKDVPRUHWKDQS)FDSDFLWDQFHSHUSLQ
• $WWDFKDQ\SXOOXSUHVLVWRUVRURWKHUGLVFUHWHGHYLFHVWRWKH3&,VLJQDOVXQOHVVWKH\DUHSODFHGEHKLQGD3&,WR3&,EULGJH
Revision 2.2
153
Chapter 5Mechanical Specification
5.1. Overview7KH3&,H[SDQVLRQFDUGLVEDVHGRQDUDZFDUGGHVLJQVHH)LJXUHVWRWKDWLVHDVLO\LPSOHPHQWHGLQH[LVWLQJFKDVVLVGHVLJQVIURPPXOWLSOHPDQXIDFWXUHUV7KHFDUGGHVLJQDGDSWVWR,6$(,6$DQG0&V\VWHPV3&,H[SDQVLRQFDUGVKDYHWZREDVLFIRUPIDFWRUVVWDQGDUGOHQJWKDQGVKRUWOHQJWK7KHVWDQGDUGOHQJWKFDUGSURYLGHVVTXDUHLQFKHVRIUHDOHVWDWH7KHIL[HGDQGYDULDEOHKHLJKWVKRUWOHQJWKFDUGVZHUHFKRVHQIRUSDQHORSWLPL]DWLRQWRSURYLGHWKHORZHVWFRVWIRUDIXQFWLRQ7KHIL[HGDQGYDULDEOHKHLJKWVKRUWFDUGVDOVRSURYLGHWKHORZHVWFRVWWRLPSOHPHQWLQDV\VWHPWKHORZHVWHQHUJ\FRQVXPSWLRQDQGDOORZWKHGHVLJQRIVPDOOHUV\VWHPV7KHLQWHUFRQQHFWIRUWKH3&,H[SDQVLRQFDUGKDVEHHQGHILQHGIRUERWKWKHELWDQGELWLQWHUIDFHV
3&,FDUGVDQGFRQQHFWRUVDUHNH\HGWRPDQDJHWKH9WR9WUDQVLWLRQ7KHEDVLFELWFRQQHFWRUFRQWDLQVSLQV7KHORJLFDOQXPEHULQJRISLQVVKRZVSLQLGHQWLILFDWLRQQXPEHUVEXWIRXUSLQVDUHQRWSUHVHQWDQGDUHUHSODFHGE\WKHNH\LQJORFDWLRQ,QRQHRULHQWDWLRQWKHFRQQHFWRULVNH\HGWRDFFHSW9V\VWHPVLJQDOLQJHQYLURQPHQWERDUGVWXUQHGGHJUHHVWKHNH\LVORFDWHGWRDFFHSW9V\VWHPVLJQDOLQJHQYLURQPHQWERDUGV8QLYHUVDODGGLQFDUGVFDUGVEXLOWWRZRUNLQERWK9DQG9V\VWHPVLJQDOLQJHQYLURQPHQWVKDYHWZRNH\VORWVVRWKDWWKH\FDQSOXJLQWRHLWKHUFRQQHFWRU$ELWH[WHQVLRQEXLOWRQWRWKHVDPHFRQQHFWRUPROGLQJH[WHQGVWKHWRWDOQXPEHURISLQVWR7KHELWFRQQHFWRUVXEVHWGHILQHVWKHV\VWHPVLJQDOLQJHQYLURQPHQWELWFDUGVDQGELWFDUGVDUHLQWHURSHUDEOHZLWKLQWKHV\VWHPVVLJQDOLQJYROWDJHFODVVHVGHILQHGE\WKHNH\LQJLQWKHELWFRQQHFWRUVXEVHW$ELWFDUGLGHQWLILHVLWVHOIIRUELWWUDQVIHUVRQWKHELWFRQQHFWRU$ELWFDUGLQDELWFRQQHFWRUPXVWFRQILJXUHIRUELWWUDQVIHUV
0D[LPXPFDUGSRZHUGLVVLSDWLRQLVHQFRGHGRQWKHPRSNT1#DQGPRSNT2#SLQVRIWKHH[SDQVLRQFDUG7KLVKDUGHQFRGLQJFDQEHUHDGE\V\VWHPVRIWZDUHXSRQLQLWLDOL]DWLRQ7KHV\VWHPVVRIWZDUHFDQWKHQPDNHDGHWHUPLQDWLRQZKHWKHUDGHTXDWHFRROLQJDQGVXSSO\FXUUHQWLVDYDLODEOHLQWKDWV\VWHPIRUUHOLDEOHRSHUDWLRQDWVWDUWXSDQGLQLWLDOL]DWLRQWLPH6XSSRUWHGSRZHUOHYHOVDQGWKHLUHQFRGLQJDUHGHILQHGLQ&KDSWHU
7KH3&,H[SDQVLRQFDUGLQFOXGHVDPRXQWLQJEUDFNHWIRUFDUGORFDWLRQDQGUHWHQWLRQ7KHEDFNSODWHLVWKHLQWHUIDFHEHWZHHQWKHFDUGDQGWKHV\VWHPWKDWSURYLGHVIRUFDEOHHVFDSHPHQW7KHFDUGKDVEHHQGHVLJQHGWRDFFRPPRGDWH3&,EUDFNHWVIRUERWK,6$(,6$DQG0&V\VWHPV6HH)LJXUHVDQGIRUWKH,6$(,6$DVVHPEOLHVDQG)LJXUHVDQGIRUWKH0&DVVHPEOLHV7KH,6$(,6$NLWFRQWDLQVD3&,EUDFNHWIRXUVFUHZVDQGDFDUGUHWDLQHU7KHDVVHPEOHGOHQJWKRIWKH3&,H[SDQVLRQERDUG
Revision 2.2
154
LVWKDWRIDQ0&FDUG7KHUHWDLQHUIDVWHQVWRWKHIURQWHGJHRIWKH3&,FDUGWRSURYLGHVXSSRUWYLDDVWDQGDUG,6$FDUGJXLGH7KH0&EUDFNHWNLWFRQWDLQVDULYHWHG0&EUDFNHWEUDFNHWEUDFHDVVHPEO\DQGWZRSDQKHDGVFUHZV
7KHFRPSRQHQWVLGHRID3&,H[SDQVLRQFDUGLVWKHRSSRVLWHRI,6$(,6$DQG0&FDUGV7KH3&,FDUGLVDPLUURULPDJHRI,6$(,6$DQG0&FDUGV$JRDORI3&,LVWRHQDEOHLWVLPSOHPHQWDWLRQLQV\VWHPVZLWKDOLPLWHGQXPEHURIH[SDQVLRQFDUGVORWV,QWKHVHV\VWHPVWKH3&,H[SDQVLRQERDUGFRQQHFWRUFDQFRH[LVWZLWKLQDVLQJOHVORWZLWKDQ,6$(,6$RU0&H[SDQVLRQFRQQHFWRU7KHVHVORWVDUHUHIHUUHGWRDVVKDUHGVORWV6KDUHGVORWVDOORZWKHHQGXVHUWRLQVWDOOD3&,,6$(,6$RU0&FDUG+RZHYHURQO\RQHH[SDQVLRQERDUGFDQEHLQVWDOOHGLQDVKDUHGVORWDWDWLPH)RUH[DPSOHVKDUHGVORWVLQ3&,V\VWHPVZLWKDQ,6$H[SDQVLRQEXVFDQDFFRPPRGDWHDQ,6$RUD3&,H[SDQVLRQERDUGVKDUHGVORWVLQ3&,V\VWHPVZLWKDQ0&H[SDQVLRQEXVFDQDFFRPPRGDWHDQ0&RUD3&,H[SDQVLRQERDUGHWF
5.2. Expansion Card Physical Dimensions and Tolerances7KHPD[LPXPFRPSRQHQWKHLJKWRQWKHSULPDU\FRPSRQHQWVLGHRIWKH3&,H[SDQVLRQFDUGLVQRWWRH[FHHGLQFKHVPP7KHPD[LPXPFRPSRQHQWKHLJKWRQWKHEDFNVLGHRIWKHFDUGLVQRWWRH[FHHGLQFKHVPP'DWXP$RQWKHLOOXVWUDWLRQVLVXVHGWRORFDWHWKH3&,FDUGWRWKHSODQDUDQGWRWKHIUDPHLQWHUIDFHVWKHEDFNRIWKHIUDPHDQGWKHFDUGJXLGH'DWXP$LVFDUULHGWKURXJKWKHORFDWLQJNH\RQWKHFDUGHGJHDQGWKHORFDWLQJNH\RQWKHFRQQHFWRU
6HH)LJXUHVWKURXJKIRU3&,H[SDQVLRQFDUGSK\VLFDOGLPHQVLRQV
Revision 2.2
155
)LJXUH3&,5DZ&DUG9
)LJXUH3&,5DZ&DUG9DQG8QLYHUVDO
Revision 2.2
156
)LJXUH3&,5DZ9DULDEOH+HLJKW6KRUW&DUG9ELW
)LJXUH3&,5DZ9DULDEOH+HLJKW6KRUW&DUG9ELW
Revision 2.2
157
)LJXUH3&,5DZ9DULDEOH+HLJKW6KRUW&DUG9ELW
Revision 2.2
158
)LJXUH3&,5DZ9DULDEOH+HLJKW6KRUW&DUG9ELW
Revision 2.2
159
)LJXUH3&,&DUG(GJH&RQQHFWRU%HYHO
Revision 2.2
160
)LJXUH,6$$VVHPEO\9
)LJXUH,6$$VVHPEO\9DQG8QLYHUVDO
Revision 2.2
161
)LJXUH0&$VVHPEO\9
)LJXUH0&$VVHPEO\9
Revision 2.2
162
)LJXUH,6$%UDFNHW
36 It is highly recommended that adapter card designers implement I/O brackets which mount on thebackside of PCI cards as soon as possible to reduce their exposure to causing EMC leakage in systems.
37 It is highly recommended that system designers initiate requirements which include the use of this newdesign by their adapter card suppliers.
Revision 2.2
163
)LJXUH,6$5HWDLQHU
Revision 2.2
164
)LJXUH,2:LQGRZ+HLJKW
Revision 2.2
165
)LJXUH$GDSWHU,QVWDOODWLRQ:LWK/DUJH,2&RQQHFWRU
Revision 2.2
166
)LJXUH0&%UDFNHW%UDFH
Revision 2.2
167
)LJXUH0&%UDFNHW
Revision 2.2
168
)LJXUH0&%UDFNHW'HWDLOV
5.2.1. Connector Physical Description
7KHFRQQHFWRUVWKDWVXSSRUW3&,H[SDQVLRQFDUGVDUHGHULYHGIURPWKRVHRQWKH0&EXV7KH0&FRQQHFWRUVDUHZHOOGHILQHGDQGKDYHSURYHQYDOXHDQGUHOLDELOLW\7KHUHDUHIRXUFRQQHFWRUVWKDWFDQEHXVHGGHSHQGLQJRQWKH3&,LPSOHPHQWDWLRQ7KHGLIIHUHQFHVEHWZHHQFRQQHFWRUVDUHELWDQGELWDQGWKH9DQG9VLJQDOLQJHQYLURQPHQWV$NH\GLIIHUHQWLDWHVWKHVLJQDOLQJHQYLURQPHQWYROWDJHV7KHVDPHSK\VLFDOFRQQHFWRULVXVHGIRUWKHELWVLJQDOLQJHQYLURQPHQWV,QRQHRULHQWDWLRQWKHNH\DFFHSWV9ERDUGV5RWDWHGGHJUHHVWKHFRQQHFWRUDFFHSWV9VLJQDOLQJERDUGV7KHSLQQXPEHULQJRIWKHFRQQHFWRUFKDQJHVIRUWKHGLIIHUHQWVLJQDOLQJHQYLURQPHQWVWRPDLQWDLQWKHVDPHUHODWLYHSRVLWLRQRIVLJQDOVRQWKHFRQQHFWRUVHH)LJXUHVDQGIRUERDUGOD\RXWGHWDLOV
,QWKHFRQQHFWRUGUDZLQJVWKHUHFRPPHQGHGERDUGOD\RXWGHWDLOVDUHJLYHQDVQRPLQDOGLPHQVLRQV/D\RXWGHWDLOWROHUDQFLQJVKRXOGEHFRQVLVWHQWZLWKWKHFRQQHFWRUVXSSOLHUVUHFRPPHQGDWLRQVDQGJRRGHQJLQHHULQJSUDFWLFH
Revision 2.2
169
6HH)LJXUHVWKURXJKIRUFRQQHFWRUGLPHQVLRQVDQGOD\RXWUHFRPPHQGDWLRQV6HH)LJXUHVWKURXJKIRUFDUGHGJHFRQQHFWRUGLPHQVLRQVDQGWROHUDQFHV7ROHUDQFHVIRUFDUGVDUHJLYHQVRWKDWLQWHUFKDQJHDEOHFDUGVFDQEHPDQXIDFWXUHG
)LJXUHELW&RQQHFWRU
)LJXUH9ELW&RQQHFWRU/D\RXW5HFRPPHQGDWLRQ
Revision 2.2
170
)LJXUH9ELW&RQQHFWRU/D\RXW5HFRPPHQGDWLRQ
)LJXUH9ELW&RQQHFWRU
)LJXUH9ELW&RQQHFWRU/D\RXW5HFRPPHQGDWLRQ
Revision 2.2
171
)LJXUH9ELW&RQQHFWRU
)LJXUH9ELW&RQQHFWRU/D\RXW5HFRPPHQGDWLRQ
Revision 2.2
172
)LJXUH9ELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
)LJXUH9ELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
Revision 2.2
173
)LJXUH9ELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
)LJXUH9ELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
Revision 2.2
174
)LJXUH8QLYHUVDOELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
Revision 2.2
175
)LJXUH8QLYHUVDOELW&DUG(GJH&RQQHFWRU'LPHQVLRQVDQG7ROHUDQFHV
Revision 2.2
176
)LJXUH3&,&DUG(GJH&RQQHFWRU&RQWDFWV
5.2.1.1. Connector Physical Requirements
7DEOH&RQQHFWRU3K\VLFDO5HTXLUHPHQWV
Part Materials
Connector Housing High-temperature thermoplastic, UL flammability rating94V-0, color: white.
Contacts Phosphor bronze.
Contact Finish 0.000030 inch minimum gold over 0.000050 inchminimum nickel in the contact area. Alternate finish:gold flash over 0.000040 inch (1 micron) minimumpalladium or palladium-nickel over nickel in the contactarea.
Revision 2.2
177
5.2.1.2. Connector Performance Specification
7DEOH&RQQHFWRU0HFKDQLFDO3HUIRUPDQFH5HTXLUHPHQWV
Parameter Specification
Durability 100 mating cycles without physical damage orexceeding low level contact resistance requirementwhen mated with the recommended card edge.
Mating Force 6 oz. (1.7N) max. avg. per opposing contact pair usingMIL-STD-1344, Method 2013.1 and gauge perMIL-C-21097 with profile as shown in add-in boardspecification.
Contact Normal Force 75 grams minimum.
7DEOH&RQQHFWRU(OHFWULFDO3HUIRUPDQFH5HTXLUHPHQWV
Parameter Specification
Contact Resistance (low signal level) 30 mΩ max. initial, 10 mΩ max.increase through testing. Contact resistance, test perMIL-STD-1344, Method 3002.1.
Insulation Resistance 1000 MΩ min. per MIL STD 202, Method 302,Condition B.
Dielectric WithstandVoltage
500 VAC RMS. per MIL-STD-1344, Method D3001.1Condition 1.
Capacitance 2 pF max. @ 1 MHz.
Current Rating 1A, 30 °C rise above ambient.
Voltage Rating 125V.
Certification UL Recognition and CSA Certification required.
7DEOH&RQQHFWRU(QYLURQPHQWDO3HUIRUPDQFH5HTXLUHPHQWV
Parameter Specification
Operating Temperature -40 °C to 105 °C
Thermal Shock -55 °C to 85 °C, 5 cycles per MIL-STD-1344, Method1003.1.
Flowing Mixed Gas Test Battelle, Class II. Connector mated with board andtested per Battelle method.
Revision 2.2
178
5.2.2. Planar Implementation
7ZRW\SHVRISODQDULPSOHPHQWDWLRQVDUHVXSSRUWHGE\WKH3&,H[SDQVLRQFDUGGHVLJQH[SDQVLRQFRQQHFWRUVPRXQWHGRQWKHSODQDUDQGH[SDQVLRQFRQQHFWRUVPRXQWHGRQDULVHUFDUG
6HH)LJXUHVDQGIRUSODQDUGHWDLOVIRU,6$(,6$DQG0&FDUGVUHVSHFWLYHO\7KHSODQDUGUDZLQJVVKRZWKHUHODWLYHORFDWLRQVRIWKH3&,9DQG9FRQQHFWRUGDWXPVWRWKH,6$(,6$DQG0&FRQQHFWRUGDWXPV%RWK9DQG9FRQQHFWRUVDUHVKRZQRQWKHSODQDUWRFRQFLVHO\FRQYH\WKHGLPHQVLRQDOLQIRUPDWLRQ1RUPDOO\DJLYHQV\VWHPZRXOGLQFRUSRUDWHHLWKHUWKH9RUWKH93&,FRQQHFWRUEXWQRWERWK6WDQGDUGFDUGVSDFLQJRILQFKHVIRU,6$(,6$DQGLQFKHVIRU0&DOORZVIRURQO\RQHVKDUHGVORWSHUV\VWHP,IPRUH3&,H[SDQVLRQVORWVDUHUHTXLUHGZKLOHXVLQJH[LVWLQJFDUGVSDFLQJDGGLWLRQDOVORWVPXVWEHGHGLFDWHGWR3&,9LHZLQJWKHSODQDUIURPWKHEDFNRIWKHV\VWHPWKHVKDUHGVORWLVORFDWHGVXFKWKDWGHGLFDWHG,6$(,6$RU0&VORWVDUHORFDWHGWRWKHULJKWDQGGHGLFDWHG3&,VORWVDUHORFDWHGWRWKHOHIW
6HH)LJXUHVDQGIRUULVHUFDUGGHWDLOV
Revision 2.2
179
)LJXUH3&,&RQQHFWRU/RFDWLRQRQ3ODQDU5HODWLYHWR'DWXPRQWKH,6$&RQQHFWRU
)LJXUH3&,&RQQHFWRU/RFDWLRQRQ3ODQDU5HODWLYHWR'DWXPRQWKH(,6$&RQQHFWRU
Revision 2.2
180
)LJXUH3&,&RQQHFWRU/RFDWLRQRQ3ODQDU5HODWLYHWR'DWXPRQWKH0&&RQQHFWRU
Revision 2.2
181
)LJXUHELW3&,5LVHU&RQQHFWRU
38 It is highly recommended that LPX system chassis designers utilize the PCI riser connector whenimplementing riser cards on LPX systems and using adapter cards slots on 0.800” spacing.
39 It is highly recommended that LPX system chassis designers utilize the taller riser style of ISA and EISAconnectors when combining PCI and ISA/EISA.
Revision 2.2
182
)LJXUHELW93&,5LVHU&RQQHFWRU)RRWSULQW
Revision 2.2
183
)LJXUHELW93&,5LVHU&RQQHFWRU)RRWSULQW
Revision 2.2
184
)LJXUHELW93&,5LVHU&RQQHFWRU
Revision 2.2
185
)LJXUHELW93&,5LVHU&RQQHFWRU)RRWSULQW
Revision 2.2
186
)LJXUHELW93&,5LVHU&RQQHFWRU
Revision 2.2
187
)LJXUHELW93&,5LVHU&RQQHFWRU)RRWSULQW
Revision 2.2
188
Revision 2.2
189
Chapter 6Configuration Space
7KLVFKDSWHUGHILQHVWKHSURJUDPPLQJPRGHODQGXVDJHUXOHVIRUWKHFRQILJXUDWLRQUHJLVWHUVSDFHLQ3&,FRPSOLDQWGHYLFHV7KLVFKDSWHULVOLPLWHGWRWKHGHILQLWLRQRI3&,FRPSOLDQWFRPSRQHQWVIRUDZLGHYDULHW\RIV\VWHPW\SHV6\VWHPGHSHQGHQWLVVXHVIRUVSHFLILFSODWIRUPVVXFKDVPDSSLQJYDULRXV3&,DGGUHVVVSDFHVLQWRKRVW&38DGGUHVVVSDFHVDFFHVVRUGHULQJUXOHVUHTXLUHPHQWVIRUKRVWWR3&,EXVEULGJHVHWFDUHQRWGHVFULEHGLQWKLVFKDSWHU
7KHLQWHQWRIWKH3&,&RQILJXUDWLRQ6SDFHGHILQLWLRQLVWRSURYLGHDQDSSURSULDWHVHWRIFRQILJXUDWLRQKRRNVZKLFKVDWLVILHVWKHQHHGVRIFXUUHQWDQGDQWLFLSDWHGV\VWHPFRQILJXUDWLRQPHFKDQLVPVZLWKRXWVSHFLI\LQJWKRVHPHFKDQLVPVRURWKHUZLVHSODFLQJFRQVWUDLQWVRQWKHLUXVH7KHFULWHULDIRUWKHVHFRQILJXUDWLRQKRRNVDUH
• 6XIILFLHQWVXSSRUWWRDOORZIXWXUHFRQILJXUDWLRQPHFKDQLVPVWRSURYLGH
• )XOOGHYLFHUHORFDWLRQLQFOXGLQJLQWHUUXSWELQGLQJ
• ,QVWDOODWLRQFRQILJXUDWLRQDQGERRWLQJZLWKRXWXVHULQWHUYHQWLRQ
• 6\VWHPDGGUHVVPDSFRQVWUXFWLRQE\GHYLFHLQGHSHQGHQWVRIWZDUH
• (IIHFWLYHVXSSRUWRIH[LVWLQJFRQILJXUDWLRQPHFKDQLVPVHJ(,6$&RQILJXUDWLRQ8WLOLW\
• 0LQLPL]HWKHVLOLFRQEXUGHQFUHDWHGE\UHTXLUHGIXQFWLRQV
• /HYHUDJHFRPPRQDOLW\ZLWKDWHPSODWHDSSURDFKWRFRPPRQIXQFWLRQVZLWKRXWSUHFOXGLQJGHYLFHVZLWKXQLTXHUHTXLUHPHQWV
$OO3&,GHYLFHVH[FHSWKRVWEXVEULGJHVPXVWLPSOHPHQW&RQILJXUDWLRQ6SDFH0XOWLIXQFWLRQGHYLFHVPXVWSURYLGHD&RQILJXUDWLRQ6SDFHIRUHDFKIXQFWLRQLPSOHPHQWHGUHIHUWR6HFWLRQ
Revision 2.2
190
6.1. Configuration Space Organization7KLVVHFWLRQGHILQHVWKHRUJDQL]DWLRQRI&RQILJXUDWLRQ6SDFHUHJLVWHUVDQGLPSRVHVDVSHFLILFUHFRUGVWUXFWXUHRUWHPSODWHRQWKHE\WHVSDFH7KLVVSDFHLVGLYLGHGLQWRDSUHGHILQHGKHDGHUUHJLRQDQGDGHYLFHGHSHQGHQWUHJLRQ'HYLFHVLPSOHPHQWRQO\WKHQHFHVVDU\DQGUHOHYDQWUHJLVWHUVLQHDFKUHJLRQ$GHYLFHV&RQILJXUDWLRQ6SDFHPXVWEHDFFHVVLEOHDWDOOWLPHVQRWMXVWGXULQJV\VWHPERRW
7KHSUHGHILQHGKHDGHUUHJLRQFRQVLVWVRIILHOGVWKDWXQLTXHO\LGHQWLI\WKHGHYLFHDQGDOORZWKHGHYLFHWREHJHQHULFDOO\FRQWUROOHG7KHSUHGHILQHGKHDGHUSRUWLRQRIWKH&RQILJXUDWLRQ6SDFHLVGLYLGHGLQWRWZRSDUWV7KHILUVWE\WHVDUHGHILQHGWKHVDPHIRUDOOW\SHVRIGHYLFHV7KHUHPDLQLQJE\WHVFDQKDYHGLIIHUHQWOD\RXWVGHSHQGLQJRQWKHEDVHIXQFWLRQWKDWWKHGHYLFHVXSSRUWV7KH+HDGHU7\SHILHOGORFDWHGDWRIIVHW(KGHILQHVZKDWOD\RXWLVSURYLGHG&XUUHQWO\WKUHH+HDGHU7\SHVDUHGHILQHGKZKLFKKDVWKHOD\RXWVKRZQLQ)LJXUHKZKLFKLVGHILQHGIRU3&,WR3&,EULGJHVDQGLVGRFXPHQWHGLQWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQDQGKZKLFKLVGHILQHGIRU&DUG%XVEULGJHVDQGLVGRFXPHQWHGLQWKH3&&DUG6WDQGDUG
6\VWHPVRIWZDUHPD\QHHGWRVFDQWKH3&,EXVWRGHWHUPLQHZKDWGHYLFHVDUHDFWXDOO\SUHVHQW7RGRWKLVWKHFRQILJXUDWLRQVRIWZDUHPXVWUHDGWKH9HQGRU,'LQHDFKSRVVLEOH3&,VORW7KHKRVWEXVWR3&,EULGJHPXVWXQDPELJXRXVO\UHSRUWDWWHPSWVWRUHDGWKH9HQGRU,'RIQRQH[LVWHQWGHYLFHV6LQFH))))KLVDQLQYDOLG9HQGRU,'LWLVDGHTXDWHIRUWKHKRVWEXVWR3&,EULGJHWRUHWXUQDYDOXHRIDOOVRQUHDGDFFHVVHVWR&RQILJXUDWLRQ6SDFHUHJLVWHUVRIQRQH[LVWHQWGHYLFHV1RWHWKDWWKHVHDFFHVVHVZLOOEHWHUPLQDWHGZLWKD0DVWHU$ERUW
$OO3&,GHYLFHVPXVWWUHDW&RQILJXUDWLRQ6SDFHZULWHRSHUDWLRQVWRUHVHUYHGUHJLVWHUVDVQRRSVWKDWLVWKHDFFHVVPXVWEHFRPSOHWHGQRUPDOO\RQWKHEXVDQGWKHGDWDGLVFDUGHG5HDGDFFHVVHVWRUHVHUYHGRUXQLPSOHPHQWHGUHJLVWHUVPXVWEHFRPSOHWHGQRUPDOO\DQGDGDWDYDOXHRIUHWXUQHG
)LJXUHGHSLFWVWKHOD\RXWRID7\SHKSUHGHILQHGKHDGHUSRUWLRQRIWKHE\WH&RQILJXUDWLRQ6SDFH'HYLFHVPXVWSODFHDQ\QHFHVVDU\GHYLFHVSHFLILFUHJLVWHUVDIWHUWKHSUHGHILQHGKHDGHULQ&RQILJXUDWLRQ6SDFH$OOPXOWLE\WHQXPHULFILHOGVIROORZOLWWOHHQGLDQRUGHULQJWKDWLVORZHUDGGUHVVHVFRQWDLQWKHOHDVWVLJQLILFDQWSDUWVRIWKHILHOG6RIWZDUHPXVWWDNHFDUHWRGHDOFRUUHFWO\ZLWKELWHQFRGHGILHOGVWKDWKDYHVRPHELWVUHVHUYHGIRUIXWXUHXVH2QUHDGVVRIWZDUHPXVWXVHDSSURSULDWHPDVNVWRH[WUDFWWKHGHILQHGELWVDQGPD\QRWUHO\RQUHVHUYHGELWVEHLQJDQ\SDUWLFXODUYDOXH2QZULWHVVRIWZDUHPXVWHQVXUHWKDWWKHYDOXHVRIUHVHUYHGELWSRVLWLRQVDUHSUHVHUYHGWKDWLVWKHYDOXHVRIUHVHUYHGELWSRVLWLRQVPXVWILUVWEHUHDGPHUJHGZLWKWKHQHZYDOXHVIRURWKHUELWSRVLWLRQVDQGWKHGDWDWKHQZULWWHQEDFN6HFWLRQGHVFULEHVWKHUHJLVWHUVLQWKH7\SHKSUHGHILQHGKHDGHUSRUWLRQRIWKH&RQILJXUDWLRQ6SDFH
40 The device dependent region contains device specific information and is not described in this document.
41 The PC Card Standard is available from PCMCIA and contact information can be found athttp://www.pc-card.com
Revision 2.2
191
)LJXUH7\SHK&RQILJXUDWLRQ6SDFH+HDGHU
$OO3&,FRPSOLDQWGHYLFHVPXVWVXSSRUWWKH9HQGRU,''HYLFH,'&RPPDQG6WDWXV5HYLVLRQ,'&ODVV&RGHDQG+HDGHU7\SHILHOGVLQWKHKHDGHU5HIHUWR6HFWLRQIRUWKHUHTXLUHPHQWVIRU6XEV\VWHP,'DQG6XEV\VWHP9HQGRU,',PSOHPHQWDWLRQRIWKHRWKHUUHJLVWHUVLQD7\SHKSUHGHILQHGKHDGHULVRSWLRQDOLHWKH\FDQEHWUHDWHGDVUHVHUYHGUHJLVWHUVGHSHQGLQJRQGHYLFHIXQFWLRQDOLW\,IDGHYLFHVXSSRUWVWKHIXQFWLRQWKDWWKHUHJLVWHULVFRQFHUQHGZLWKWKHGHYLFHPXVWLPSOHPHQWLWLQWKHGHILQHGORFDWLRQDQGZLWKWKHGHILQHGIXQFWLRQDOLW\
Revision 2.2
192
6.2. Configuration Space Functions3&,KDVWKHSRWHQWLDOIRUJUHDWO\LQFUHDVLQJWKHHDVHZLWKZKLFKV\VWHPVPD\EHFRQILJXUHG7RUHDOL]HWKLVSRWHQWLDODOO3&,GHYLFHVPXVWSURYLGHFHUWDLQIXQFWLRQVWKDWV\VWHPFRQILJXUDWLRQVRIWZDUHFDQXWLOL]H7KLVVHFWLRQDOVROLVWVWKHIXQFWLRQVWKDWQHHGWREHVXSSRUWHGE\3&,GHYLFHVYLDUHJLVWHUVGHILQHGLQWKHSUHGHILQHGKHDGHUSRUWLRQRIWKH&RQILJXUDWLRQ6SDFH7KHH[DFWIRUPDWRIWKHVHUHJLVWHUVLHQXPEHURIELWVLPSOHPHQWHGLVGHYLFHVSHFLILF+RZHYHUVRPHJHQHUDOUXOHVPXVWEHIROORZHG$OOUHJLVWHUVPXVWEHFDSDEOHRIEHLQJUHDGDQGWKHGDWDUHWXUQHGPXVWLQGLFDWHWKHYDOXHWKDWWKHGHYLFHLVDFWXDOO\XVLQJ
&RQILJXUDWLRQ6SDFHLVLQWHQGHGIRUFRQILJXUDWLRQLQLWLDOL]DWLRQDQGFDWDVWURSKLFHUURUKDQGOLQJIXQFWLRQV,WVXVHVKRXOGEHUHVWULFWHGWRLQLWLDOL]DWLRQVRIWZDUHDQGHUURUKDQGOLQJVRIWZDUH$OORSHUDWLRQDOVRIWZDUHPXVWFRQWLQXHWRXVH,2DQGRU0HPRU\6SDFHDFFHVVHVWRPDQLSXODWHGHYLFHUHJLVWHUV
6.2.1. Device Identification
)LYHILHOGVLQWKHSUHGHILQHGKHDGHUGHDOZLWKGHYLFHLGHQWLILFDWLRQ$OO3&,GHYLFHVDUHUHTXLUHGWRLPSOHPHQWWKHVHILHOGV*HQHULFFRQILJXUDWLRQVRIWZDUHZLOOEHDEOHWRHDVLO\GHWHUPLQHZKDWGHYLFHVDUHDYDLODEOHRQWKHV\VWHPV3&,EXVHV$OORIWKHVHUHJLVWHUVDUHUHDGRQO\
Vendor ID This field identifies the manufacturer of the device. Validvendor identifiers are allocated by the PCI SIG to ensureuniqueness. 0FFFFh is an invalid value for Vendor ID.
Device ID This field identifies the particular device. This identifier isallocated by the vendor.
Revision ID This register specifies a device specific revision identifier.The value is chosen by the vendor. Zero is an acceptablevalue. This field should be viewed as a vendor definedextension to the Device ID.
Header Type This byte identifies the layout of the second part of thepredefined header (beginning at byte 10h in ConfigurationSpace) and also whether or not the device contains multiplefunctions. Bit 7 in this register is used to identify a multi-function device. If the bit is 0, then the device is singlefunction. If the bit is 1, then the device has multiplefunctions. Bits 6 through 0 identify the layout of the secondpart of the predefined header. The encoding 00h specifies thelayout shown in Figure 6-1. The encoding 01h is defined forPCI-to-PCI bridges and is defined in the document PCI toPCI Bridge Architecture Specification. The encoding 02h isdefined for a CardBus bridge and is documented in the PCCard Standard. All other encodings are reserved.
Revision 2.2
193
Class Code The Class Code register is read-only and is used to identifythe generic function of the device and, in some cases, aspecific register-level programming interface. The register isbroken into three byte-size fields. The upper byte (at offset0Bh) is a base class code which broadly classifies the type offunction the device performs. The middle byte (at offset 0Ah)is a sub-class code which identifies more specifically thefunction of the device. The lower byte (at offset 09h)identifies a specific register-level programming interface (ifany) so that device independent software can interact with thedevice. Encodings for base class, sub-class, and programminginterface are provided in Appendix D. All unspecifiedencodings are reserved.
6.2.2. Device Control
7KH&RPPDQGUHJLVWHUSURYLGHVFRDUVHFRQWURORYHUDGHYLFHVDELOLW\WRJHQHUDWHDQGUHVSRQGWR3&,F\FOHV:KHQDLVZULWWHQWRWKLVUHJLVWHUWKHGHYLFHLVORJLFDOO\GLVFRQQHFWHGIURPWKH3&,EXVIRUDOODFFHVVHVH[FHSWFRQILJXUDWLRQDFFHVVHV$OOGHYLFHVDUHUHTXLUHGWRVXSSRUWWKLVEDVHOHYHORIIXQFWLRQDOLW\,QGLYLGXDOELWVLQWKH&RPPDQGUHJLVWHUPD\RUPD\QRWEHLPSOHPHQWHGGHSHQGLQJRQDGHYLFH¶VIXQFWLRQDOLW\)RULQVWDQFHGHYLFHVWKDWGRQRWLPSOHPHQWDQ,26SDFHZLOOQRWLPSOHPHQWDZULWDEOHHOHPHQWDWELWORFDWLRQRIWKH&RPPDQGUHJLVWHU'HYLFHVW\SLFDOO\SRZHUXSZLWKDOOVLQWKLVUHJLVWHUEXW6HFWLRQH[SODLQVVRPHH[FHSWLRQV)LJXUHVKRZVWKHOD\RXWRIWKHUHJLVWHUDQG7DEOHH[SODLQVWKHPHDQLQJVRIWKHGLIIHUHQWELWVLQWKH&RPPDQGUHJLVWHU
01234
Reserved
515 678
,26SDFH
910
)DVW%DFNWR%DFN(QDEOH6(55(QDEOH
6WHSSLQJ&RQWURO
3DULW\(UURU5HVSRQVH9*$3DOHWWH6QRRS
0HPRU\:ULWHDQG,QYDOLGDWH(QDEOH6SHFLDO&\FOHV
%XV0DVWHU
0HPRU\6SDFH
)LJXUH&RPPDQG5HJLVWHU/D\RXW
Revision 2.2
194
7DEOH&RPPDQG5HJLVWHU%LWV
Bit Location Description
0 Controls a device’s response to I/O Space accesses. A value of 0disables the device response. A value of 1 allows the device torespond to I/O Space accesses. State after RST# is 0.
1 Controls a device’s response to Memory Space accesses. A value of0 disables the device response. A value of 1 allows the device torespond to Memory Space accesses. State after RST# is 0.
2 Controls a device’s ability to act as a master on the PCI bus. A valueof 0 disables the device from generating PCI accesses. A value of 1allows the device to behave as a bus master. State after RST# is 0.
3 Controls a device’s action on Special Cycle operations. A value of 0causes the device to ignore all Special Cycle operations. A value of 1allows the device to monitor Special Cycle operations. State afterRST# is 0.
4 This is an enable bit for using the Memory Write and Invalidatecommand. When this bit is 1, masters may generate the command.When it is 0, Memory Write must be used instead. State after RST# is0. This bit must be implemented by master devices that can generatethe Memory Write and Invalidate command.
5 This bit controls how VGA compatible and graphics devices handleaccesses to VGA palette registers. When this bit is 1, palettesnooping is enabled (i.e., the device does not respond to paletteregister writes and snoops the data). When the bit is 0, the deviceshould treat palette write accesses like all other accesses. VGAcompatible devices should implement this bit. Refer to Section 3.10.for more details on VGA palette snooping.
Revision 2.2
195
7DEOH&RPPDQG5HJLVWHU%LWVFRQWLQXHG
Bit Location Description
6 This bit controls the device’s response to parity errors. When the bit isset, the device must take its normal action when a parity error isdetected. When the bit is 0, the device sets its Detected Parity Errorstatus bit (bit 15 in the Status register) when an error is detected, butdoes not assert PERR# and continues normal operation. This bit’sstate after RST# is 0. Devices that check parity must implement thisbit. Devices are still required to generate parity even if parity checkingis disabled.
7 This bit is used to control whether or not a device does address/datastepping. Devices that never do stepping must hardwire this bit to 0.Devices that always do stepping must hardwire this bit to 1. Devicesthat can do either, must make this bit read/write and have it initialize to1 after RST#.
8 This bit is an enable bit for the SERR# driver. A value of 0 disablesthe SERR# driver. A value of 1 enables the SERR# driver. This bit’sstate after RST# is 0. All devices that have an SERR# pin mustimplement this bit. Address parity errors are reported only if this bitand bit 6 are 1.
9 This optional read/write bit controls whether or not a master can dofast back-to-back transactions to different devices. Initializationsoftware will set the bit if all targets are fast back-to-back capable. Avalue of 1 means the master is allowed to generate fast back-to-backtransactions to different agents as described in Section 3.4.2. A valueof 0 means fast back-to-back transactions are only allowed to thesame agent. This bit’s state after RST# is 0.
10-15 Reserved.
Revision 2.2
196
6.2.3. Device Status
7KH6WDWXVUHJLVWHULVXVHGWRUHFRUGVWDWXVLQIRUPDWLRQIRU3&,EXVUHODWHGHYHQWV7KHGHILQLWLRQRIHDFKRIWKHELWVLVJLYHQLQ7DEOHDQGWKHOD\RXWRIWKHUHJLVWHULVVKRZQLQ)LJXUH'HYLFHVPD\QRWQHHGWRLPSOHPHQWDOOELWVGHSHQGLQJRQGHYLFHIXQFWLRQDOLW\)RULQVWDQFHDGHYLFHWKDWDFWVDVDWDUJHWEXWZLOOQHYHUVLJQDO7DUJHW$ERUWZRXOGQRWLPSOHPHQWELW5HVHUYHGELWVVKRXOGEHUHDGRQO\DQGUHWXUQ]HURZKHQUHDG
5HDGVWRWKLVUHJLVWHUEHKDYHQRUPDOO\:ULWHVDUHVOLJKWO\GLIIHUHQWLQWKDWELWVFDQEHUHVHWEXWQRWVHW$RQHELWLVUHVHWZKHQHYHUWKHUHJLVWHULVZULWWHQDQGWKHZULWHGDWDLQWKHFRUUHVSRQGLQJELWORFDWLRQLVD)RULQVWDQFHWRFOHDUELWDQGQRWDIIHFWDQ\RWKHUELWVZULWHWKHYDOXHBBBEWRWKHUHJLVWHU
)LJXUH6WDWXV5HJLVWHU/D\RXW
5HVHUYHG
15 14 13 12 011 10 9 8 7 6
Fast Back-to-Back CapableMaster Data Parity Error DEVSEL timing 00 - fast 01 - medium 10 - slow
Signaled Target AbortReceived Target AbortReceived Master AbortSignaled System ErrorDetected Parity Error
Reserved
5
66 MHz CapableCapabilities List
4
Revision 2.2
197
7DEOH6WDWXV5HJLVWHU%LWV
Bit Location Description
0-3 Reserved.
4 This optional read-only bit indicates whether or not this deviceimplements the pointer for a New Capabilities linked list at offset 34h.A value of zero indicates that no New Capabilities linked list isavailable. A value of one indicates that the value read at offset 34h is apointer in Configuration Space to a linked list of new capabilities. Referto Section 6.7. for details on New Capabilities.
5 This optional read-only bit indicates whether or not this device iscapable of running at 66 MHz as defined in Chapter 7. A value of zeroindicates 33 MHz. A value of 1 indicates that the device is 66 MHzcapable.
6 This bit is reserved42.
7 This optional read-only bit indicates whether or not the target iscapable of accepting fast back-to-back transactions when thetransactions are not to the same agent. This bit can be set to 1 if thedevice can accept these transactions and must be set to 0 otherwise.Refer to Section 3.4.2. for a complete description of requirements forsetting this bit.
8 This bit is only implemented by bus masters. It is set when threeconditions are met: 1) the bus agent asserted PERR# itself (on a read)or observed PERR# asserted (on a write); 2) the agent setting the bitacted as the bus master for the operation in which the error occurred;and 3) the Parity Error Response bit (Command register) is set.
9-10 These bits encode the timing of DEVSEL#. Section 3.6.1. specifiesthree allowable timings for assertion of DEVSEL#. These areencoded as 00b for fast, 01b for medium, and 10b for slow (11b isreserved). These bits are read-only and must indicate the slowest timethat a device asserts DEVSEL# for any bus command exceptConfiguration Read and Configuration Write.
42 In Revision 2.1 of this specification, this bit was used to indicate whether or not a device supported UserDefinable Features.
Revision 2.2
198
7DEOH6WDWXV5HJLVWHU%LWVFRQWLQXHG
Bit Location Description
11 This bit must be set by a target device whenever it terminates atransaction with Target-Abort. Devices that will never signal Target-Abort do not need to implement this bit.
12 This bit must be set by a master device whenever its transaction isterminated with Target-Abort. All master devices must implement thisbit.
13 This bit must be set by a master device whenever its transaction(except for Special Cycle) is terminated with Master-Abort. All masterdevices must implement this bit.
14 This bit must be set whenever the device asserts SERR#. Deviceswho will never assert SERR# do not need to implement this bit.
15 This bit must be set by the device whenever it detects a parity error,even if parity error handling is disabled (as controlled by bit 6 in theCommand register).
6.2.4. Miscellaneous Registers
7KLVVHFWLRQGHVFULEHVWKHUHJLVWHUVWKDWDUHGHYLFHLQGHSHQGHQWDQGRQO\QHHGWREHLPSOHPHQWHGE\GHYLFHVWKDWSURYLGHWKHGHVFULEHGIXQFWLRQ
&DFKH/LQH6L]H
7KLVUHDGZULWHUHJLVWHUVSHFLILHVWKHV\VWHPFDFKHOLQHVL]HLQXQLWVRI':25'V7KLVUHJLVWHUPXVWEHLPSOHPHQWHGE\PDVWHUGHYLFHVWKDWFDQJHQHUDWHWKH0HPRU\:ULWHDQG,QYDOLGDWHFRPPDQGUHIHUWR6HFWLRQ7KHYDOXHLQWKLVUHJLVWHULVDOVRXVHGE\PDVWHUGHYLFHVWRGHWHUPLQHZKHWKHUWRXVH5HDG5HDG/LQHRU5HDG0XOWLSOHFRPPDQGVIRUDFFHVVLQJPHPRU\UHIHUWR6HFWLRQ
6ODYHGHYLFHVWKDWZDQWWRDOORZPHPRU\EXUVWLQJXVLQJFDFKHOLQHZUDSDGGUHVVLQJPRGHUHIHUWR6HFWLRQPXVWLPSOHPHQWWKLVUHJLVWHUWRNQRZZKHQDEXUVWVHTXHQFHZUDSVWRWKHEHJLQQLQJRIWKHFDFKHOLQH
7KLVILHOGPXVWEHLQLWLDOL]HGWRDWRST#
$GHYLFHPD\OLPLWWKHQXPEHURIFDFKHOLQHVL]HVWKDWLWFDQVXSSRUW)RUH[DPSOHLWPD\DFFHSWRQO\SRZHUVRIOHVVWKDQ,IDQXQVXSSRUWHGYDOXHLVZULWWHQWRWKH&DFKH/LQH6L]HUHJLVWHUWKHGHYLFHVKRXOGEHKDYHDVLIDYDOXHRIZDVZULWWHQ
/DWHQF\7LPHU
7KLVUHJLVWHUVSHFLILHVLQXQLWVRI3&,EXVFORFNVWKHYDOXHRIWKH/DWHQF\7LPHUIRUWKLV3&,EXVPDVWHUUHIHUWR6HFWLRQ7KLVUHJLVWHUPXVWEHLPSOHPHQWHGDVZULWDEOHE\DQ\PDVWHUWKDWFDQEXUVWPRUHWKDQWZRGDWDSKDVHV7KLVUHJLVWHUPD\EHLPSOHPHQWHGDVUHDGRQO\IRUGHYLFHVWKDWEXUVWWZRRUIHZHUGDWDSKDVHVEXWWKHKDUGZLUHGYDOXHPXVWEHOLPLWHGWRRUOHVV$W\SLFDOLPSOHPHQWDWLRQZRXOGEHWREXLOGWKHILYHKLJKRUGHUELWVOHDYLQJWKHERWWRPWKUHHDVUHDGRQO\UHVXOWLQJLQDWLPHUJUDQXODULW\RIHLJKWFORFNV$WRST#WKHUHJLVWHUPXVWEHLQLWLDOL]HGWRLISURJUDPPDEOH
Revision 2.2
199
%XLOWLQ6HOI7HVW%,67
7KLVRSWLRQDOUHJLVWHULVXVHGIRUFRQWURODQGVWDWXVRI%,67'HYLFHVWKDWGRQRWVXSSRUW%,67PXVWDOZD\VUHWXUQDYDOXHRILHWUHDWLWDVDUHVHUYHGUHJLVWHU$GHYLFHZKRVH%,67LVLQYRNHGPXVWQRWSUHYHQWQRUPDORSHUDWLRQRIWKH3&,EXV)LJXUHVKRZVWKHUHJLVWHUOD\RXWDQG7DEOHGHVFULEHVWKHELWVLQWKHUHJLVWHU
7 6 5 4 0123
Rsvd
Start BISTBIST capable
)LJXUH%,675HJLVWHU/D\RXW
7DEOH%,675HJLVWHU%LWV
Bit Location Description
7 Return 1 if device supports BIST. Return 0 if the device is not BISTcapable.
6 Write a 1 to invoke BIST. Device resets the bit when BIST is complete.Software should fail the device if BIST is not complete after 2 seconds.
5-4 Reserved. Device returns 0.
3-0 A value of 0 means the device has passed its test. Non-zero valuesmean the device failed. Device-specific failure codes can be encodedin the non-zero value.
&DUG%XV&,63RLQWHU
7KLVRSWLRQDOUHJLVWHULVXVHGE\WKRVHGHYLFHVWKDWZDQWWRVKDUHVLOLFRQEHWZHHQ&DUG%XVDQG3&,7KHILHOGLVXVHGWRSRLQWWRWKH&DUG,QIRUPDWLRQ6WUXFWXUH&,6IRUWKH&DUG%XVFDUG
)RUDGHWDLOHGH[SODQDWLRQRIWKH&,6UHIHUWRWKH3&0&,$YVSHFLILFDWLRQ7KHVXEMHFWLVFRYHUHGXQGHUWKHKHDGLQJ&DUG0HWDIRUPDWDQGGHVFULEHVWKHW\SHVRILQIRUPDWLRQSURYLGHGDQGWKHRUJDQL]DWLRQRIWKLVLQIRUPDWLRQ
,QWHUUXSW/LQH
7KH,QWHUUXSW/LQHUHJLVWHULVDQHLJKWELWUHJLVWHUXVHGWRFRPPXQLFDWHLQWHUUXSWOLQHURXWLQJLQIRUPDWLRQ7KHUHJLVWHULVUHDGZULWHDQGPXVWEHLPSOHPHQWHGE\DQ\GHYLFHRUGHYLFHIXQFWLRQWKDWXVHVDQLQWHUUXSWSLQ3267VRIWZDUHZLOOZULWHWKHURXWLQJLQIRUPDWLRQLQWRWKLVUHJLVWHUDVLWLQLWLDOL]HVDQGFRQILJXUHVWKHV\VWHP
7KHYDOXHLQWKLVUHJLVWHUWHOOVZKLFKLQSXWRIWKHV\VWHPLQWHUUXSWFRQWUROOHUVWKHGHYLFHVLQWHUUXSWSLQLVFRQQHFWHGWR7KHGHYLFHLWVHOIGRHVQRWXVHWKLVYDOXHUDWKHULWLVXVHGE\GHYLFHGULYHUVDQGRSHUDWLQJV\VWHPV'HYLFHGULYHUVDQGRSHUDWLQJV\VWHPV
Revision 2.2
200
FDQXVHWKLVLQIRUPDWLRQWRGHWHUPLQHSULRULW\DQGYHFWRULQIRUPDWLRQ9DOXHVLQWKLVUHJLVWHUDUHV\VWHPDUFKLWHFWXUHVSHFLILF
,QWHUUXSW3LQ
7KH,QWHUUXSW3LQUHJLVWHUWHOOVZKLFKLQWHUUXSWSLQWKHGHYLFHRUGHYLFHIXQFWLRQXVHV$YDOXHRIFRUUHVSRQGVWRINTA#$YDOXHRIFRUUHVSRQGVWRINTB#$YDOXHRIFRUUHVSRQGVWRINTC#$YDOXHRIFRUUHVSRQGVWRINTD#'HYLFHVRUGHYLFHIXQFWLRQVWKDWGRQRWXVHDQLQWHUUXSWSLQPXVWSXWDLQWKLVUHJLVWHU7KHYDOXHVKWKURXJK))KDUHUHVHUYHG7KLVUHJLVWHULVUHDGRQO\5HIHUWR6HFWLRQIRUIXUWKHUGHVFULSWLRQRIWKHXVDJHRIWKHINTx#SLQV
0,1B*17DQG0$;B/$7
7KHVHUHDGRQO\E\WHUHJLVWHUVDUHXVHGWRVSHFLI\WKHGHYLFH¶VGHVLUHGVHWWLQJVIRU/DWHQF\7LPHUYDOXHV)RUERWKUHJLVWHUVWKHYDOXHVSHFLILHVDSHULRGRIWLPHLQXQLWVRIóPLFURVHFRQG9DOXHVRILQGLFDWHWKDWWKHGHYLFHKDVQRPDMRUUHTXLUHPHQWVIRUWKHVHWWLQJVRI/DWHQF\7LPHUV
0,1B*17LVXVHGIRUVSHFLI\LQJKRZORQJDEXUVWSHULRGWKHGHYLFHQHHGVDVVXPLQJDFORFNUDWHRI0+]0$;B/$7LVXVHGIRUVSHFLI\LQJKRZRIWHQWKHGHYLFHQHHGVWRJDLQDFFHVVWRWKH3&,EXV
'HYLFHVVKRXOGVSHFLI\YDOXHVWKDWZLOODOORZWKHPWRPRVWHIIHFWLYHO\XVHWKH3&,EXVDVZHOODVWKHLULQWHUQDOUHVRXUFHV9DOXHVVKRXOGEHFKRVHQDVVXPLQJWKDWWKHWDUJHWGRHVQRWLQVHUWDQ\ZDLWVWDWHV
Implementation Example: Choosing MIN_GNT and MAX_LAT
$IDVW(WKHUQHWFRQWUROOHU0EVKDVDE\WHEXIIHUIRUHDFKWUDQVIHUGLUHFWLRQ2SWLPDOXVDJHRIWKHVHLQWHUQDOUHVRXUFHVLVDFKLHYHGZKHQWKHGHYLFHWUHDWVHDFKEXIIHUDVWZRE\WHSLQJSRQJEXIIHUV(DFKE\WHEXIIHUKDVHLJKW':25'6RIGDWDWREHWUDQVIHUUHGUHVXOWLQJLQHLJKWGDWDSKDVHVRQWKH3&,EXV7KHVHHLJKWGDWDSKDVHVWUDQVODWHWRóPLFURVHFRQGDW0+]VRWKH0,1B*17YDOXHIRUWKLVGHYLFHLV³´:KHQPRYLQJGDWDWKHGHYLFHZLOOQHHGWRHPSW\RUILOODE\WHEXIIHUHYHU\µVDVVXPLQJDWKURXJKSXWRI0%V7KLVZRXOGFRUUHVSRQGWRD0$;B/$7YDOXHRI
6XEV\VWHP9HQGRU,'DQG6XEV\VWHP,'
7KHVHUHJLVWHUVDUHXVHGWRXQLTXHO\LGHQWLI\WKHH[SDQVLRQERDUGRUVXEV\VWHPZKHUHWKH3&,GHYLFHUHVLGHV7KH\SURYLGHDPHFKDQLVPIRUH[SDQVLRQERDUGYHQGRUVWRGLVWLQJXLVKWKHLUERDUGVIURPRQHDQRWKHUHYHQWKRXJKWKHERDUGVPD\KDYHWKHVDPH3&,FRQWUROOHURQWKHPDQGWKHUHIRUHWKHVDPH9HQGRU,'DQG'HYLFH,'
43 For x86 based PCs, the values in this register correspond to IRQ numbers (0-15) of the standard dual8259 configuration. The value 255 is defined as meaning "unknown" or "no connection" to the interruptcontroller. Values between 15 and 254 are reserved.
Revision 2.2
201
,PSOHPHQWDWLRQRIWKHVHUHJLVWHUVLVUHTXLUHGIRUDOO3&,GHYLFHVH[FHSWWKRVHWKDWKDYHDEDVHFODVVZLWKVXEFODVVRUDEDVHFODVVZLWKVXEFODVV6XEV\VWHP9HQGRU,'VFDQEHREWDLQHGIURPWKH3&,6,*DQGDUHXVHGWRLGHQWLI\WKHYHQGRURIWKHH[SDQVLRQERDUGRUVXEV\VWHP9DOXHVIRUWKH6XEV\VWHP,'DUHYHQGRUVSHFLILF
9DOXHVLQWKHVHUHJLVWHUVPXVWEHORDGHGDQGYDOLGSULRUWRWKHV\VWHP%,26RUDQ\V\VWHPVRIWZDUHDFFHVVLQJWKH3&,&RQILJXUDWLRQ6SDFH+RZWKHVHYDOXHVDUHORDGHGLVQRWVSHFLILHGEXWFRXOGEHGRQHGXULQJWKHPDQXIDFWXULQJSURFHVVRUORDGHGIURPH[WHUQDOORJLFHJVWUDSSLQJRSWLRQVVHULDO520VHWF7KHVHYDOXHVPXVWQRWEHORDGHGXVLQJH[SDQVLRQ520VRIWZDUHEHFDXVHH[SDQVLRQ520VRIWZDUHLVQRWJXDUDQWHHGWREHUXQGXULQJ3267LQDOOV\VWHPV'HYLFHVDUHUHVSRQVLEOHIRUJXDUDQWHHLQJWKHGDWDLVYDOLGEHIRUHDOORZLQJUHDGVWRWKHVHUHJLVWHUVWRFRPSOHWH7KLVFDQEHGRQHE\UHVSRQGLQJWRDQ\DFFHVVHVZLWK5HWU\XQWLOWKHGDWDLVYDOLG
,IDGHYLFHLVGHVLJQHGWREHXVHGH[FOXVLYHO\RQWKHPRWKHUERDUGWKHV\VWHPYHQGRUPD\XVHV\VWHPVSHFLILFVRIWZDUHWRLQLWLDOL]HWKHVHUHJLVWHUVDIWHUHDFKSRZHURQ
&DSDELOLWLHV3RLQWHU
7KLVRSWLRQDOUHJLVWHULVXVHGWRSRLQWWRDOLQNHGOLVWRIQHZFDSDELOLWLHVLPSOHPHQWHGE\WKLVGHYLFH7KLVUHJLVWHULVRQO\YDOLGLIWKH³&DSDELOLWLHV/LVW´ELWLQWKH6WDWXV5HJLVWHULVVHW,ILPSOHPHQWHGWKHERWWRPWZRELWVDUHUHVHUYHGDQGVKRXOGEHVHWWRE6RIWZDUHVKRXOGPDVNWKHVHELWVRIIEHIRUHXVLQJWKLVUHJLVWHUDVDSRLQWHULQ&RQILJXUDWLRQ6SDFHWRWKHILUVWHQWU\RIDOLQNHGOLVWRIQHZFDSDELOLWLHV5HIHUWR6HFWLRQIRUDGHVFULSWLRQRIWKLVGDWDVWUXFWXUH
6.2.5. Base Addresses
2QHRIWKHPRVWLPSRUWDQWIXQFWLRQVIRUHQDEOLQJVXSHULRUFRQILJXUDELOLW\DQGHDVHRIXVHLVWKHDELOLW\WRUHORFDWH3&,GHYLFHVLQWKHDGGUHVVVSDFHV$WV\VWHPSRZHUXSGHYLFHLQGHSHQGHQWVRIWZDUHPXVWEHDEOHWRGHWHUPLQHZKDWGHYLFHVDUHSUHVHQWEXLOGDFRQVLVWHQWDGGUHVVPDSDQGGHWHUPLQHLIDGHYLFHKDVDQH[SDQVLRQ520(DFKRIWKHVHDUHDVLVFRYHUHGLQWKHIROORZLQJVHFWLRQV
6.2.5.1. Address Maps
3RZHUXSVRIWZDUHQHHGVWREXLOGDFRQVLVWHQWDGGUHVVPDSEHIRUHERRWLQJWKHPDFKLQHWRDQRSHUDWLQJV\VWHP7KLVPHDQVLWKDVWRGHWHUPLQHKRZPXFKPHPRU\LVLQWKHV\VWHPDQGKRZPXFKDGGUHVVVSDFHWKH,2FRQWUROOHUVLQWKHV\VWHPUHTXLUH$IWHUGHWHUPLQLQJWKLVLQIRUPDWLRQSRZHUXSVRIWZDUHFDQPDSWKH,2FRQWUROOHUVLQWRUHDVRQDEOHORFDWLRQVDQGSURFHHGZLWKV\VWHPERRW,QRUGHUWRGRWKLVPDSSLQJLQDGHYLFHLQGHSHQGHQWPDQQHUWKHEDVHUHJLVWHUVIRUWKLVPDSSLQJDUHSODFHGLQWKHSUHGHILQHGKHDGHUSRUWLRQRI&RQILJXUDWLRQ6SDFH
%LWLQDOO%DVH$GGUHVVUHJLVWHUVLVUHDGRQO\DQGXVHGWRGHWHUPLQHZKHWKHUWKHUHJLVWHUPDSVLQWR0HPRU\RU,26SDFH%DVH$GGUHVVUHJLVWHUVWKDWPDSWR0HPRU\
44 A company has only one Vendor ID. That value can be used in either the Vendor ID field ofconfiguration space (offset 00h) or the Subsystem Vendor ID field of configuration space (offset 2Ch). It isused in the Vendor ID field (offset 00h) if the company built the silicon. It is used in the Subsystem VendorID field (offset 2Ch) if the company built the add-in card. If a company builds both the silicon and the add-in card, then the same value would be used in both fields.
Revision 2.2
202
6SDFHPXVWUHWXUQDLQELWVHH)LJXUH%DVH$GGUHVVUHJLVWHUVWKDWPDSWR,26SDFHPXVWUHWXUQDLQELWVHH)LJXUH
)LJXUH%DVH$GGUHVV5HJLVWHUIRU0HPRU\
031
Base Address 10
IO space indicatorReserved
12
)LJXUH%DVH$GGUHVV5HJLVWHUIRU,2
%DVH$GGUHVVUHJLVWHUVWKDWPDSLQWR,26SDFHDUHDOZD\VELWVZLGHZLWKELWKDUGZLUHGWRD%LWLVUHVHUYHGDQGPXVWUHWXUQRQUHDGVDQGWKHRWKHUELWVDUHXVHGWRPDSWKHGHYLFHLQWR,26SDFH
%DVH$GGUHVVUHJLVWHUVWKDWPDSLQWR0HPRU\6SDFHFDQEHELWVRUELWVZLGHWRVXSSRUWPDSSLQJLQWRDELWDGGUHVVVSDFHZLWKELWKDUGZLUHGWRD)RU0HPRU\%DVH$GGUHVVUHJLVWHUVELWVDQGKDYHDQHQFRGHGPHDQLQJDVVKRZQLQ7DEOH%LWVKRXOGEHVHWWRLIWKHGDWDLVSUHIHWFKDEOHDQGUHVHWWRRWKHUZLVH$GHYLFHFDQPDUNDUDQJHDVSUHIHWFKDEOHLIWKHUHDUHQRVLGHHIIHFWVRQUHDGVWKHGHYLFHUHWXUQVDOOE\WHVRQUHDGVUHJDUGOHVVRIWKHE\WHHQDEOHVDQGKRVWEULGJHVFDQPHUJHSURFHVVRUZULWHVUHIHUWR6HFWLRQLQWRWKLVUDQJHZLWKRXWFDXVLQJHUURUV%LWVDUHUHDGRQO\
45 Any device that has a range that behaves like normal memory should mark the range as prefetchable. Alinear frame buffer in a graphics device is an example of a range that should be marked prefetchable.
Revision 2.2
203
7DEOH0HPRU\%DVH$GGUHVV5HJLVWHU%LWV(QFRGLQJ
Bits 2/1 Meaning
00 Base register is 32 bits wide and mapping can bedone anywhere in the 32-bit Memory Space.
01 Reserved46
10 Base register is 64 bits wide and can be mappedanywhere in the 64-bit address space.
11 Reserved
7KHQXPEHURIXSSHUELWVWKDWDGHYLFHDFWXDOO\LPSOHPHQWVGHSHQGVRQKRZPXFKRIWKHDGGUHVVVSDFHWKHGHYLFHZLOOUHVSRQGWR$ELWUHJLVWHUFDQEHLPSOHPHQWHGWRVXSSRUWDVLQJOHPHPRU\VL]HWKDWLVDSRZHURIIURPE\WHVWR*%$GHYLFHWKDWZDQWVD0%PHPRU\DGGUHVVVSDFHXVLQJDELWEDVHDGGUHVVUHJLVWHUZRXOGEXLOGWKHWRSELWVRIWKHDGGUHVVUHJLVWHUKDUGZLULQJWKHRWKHUELWVWR
3RZHUXSVRIWZDUHFDQGHWHUPLQHKRZPXFKDGGUHVVVSDFHWKHGHYLFHUHTXLUHVE\ZULWLQJDYDOXHRIDOOVWRWKHUHJLVWHUDQGWKHQUHDGLQJWKHYDOXHEDFN7KHGHYLFHZLOOUHWXUQVLQDOOGRQWFDUHDGGUHVVELWVHIIHFWLYHO\VSHFLI\LQJWKHDGGUHVVVSDFHUHTXLUHG8QLPSOHPHQWHG%DVH$GGUHVVUHJLVWHUVDUHKDUGZLUHGWR]HUR
7KLVGHVLJQLPSOLHVWKDWDOODGGUHVVVSDFHVXVHGDUHDSRZHURIWZRLQVL]HDQGDUHQDWXUDOO\DOLJQHG'HYLFHVDUHIUHHWRFRQVXPHPRUHDGGUHVVVSDFHWKDQUHTXLUHGEXWGHFRGLQJGRZQWRD.%VSDFHIRUPHPRU\LVVXJJHVWHGIRUGHYLFHVWKDWQHHGOHVVWKDQWKDWDPRXQW)RULQVWDQFHDGHYLFHWKDWKDVE\WHVRIUHJLVWHUVWREHPDSSHGLQWR0HPRU\6SDFHPD\FRQVXPHXSWR.%RIDGGUHVVVSDFHLQRUGHUWRPLQLPL]HWKHQXPEHURIELWVLQWKHDGGUHVVGHFRGHU'HYLFHVWKDWGRFRQVXPHPRUHDGGUHVVVSDFHWKDQWKH\XVHDUHQRWUHTXLUHGWRUHVSRQGWRWKHXQXVHGSRUWLRQRIWKDWDGGUHVVVSDFH'HYLFHVWKDWPDSFRQWUROIXQFWLRQVLQWR,26SDFHPXVWQRWFRQVXPHPRUHWKDQE\WHVSHU,2%DVH$GGUHVVUHJLVWHU7KHXSSHUELWVRIWKH,2%DVH$GGUHVVUHJLVWHUPD\EHKDUGZLUHGWR]HURIRUGHYLFHVLQWHQGHGIRUELW,2V\VWHPVVXFKDV3&FRPSDWLEOHV+RZHYHUDIXOOELWGHFRGHRI,2DGGUHVVHVPXVWVWLOOEHGRQH
46 The encoding to support memory space below 1M was supported in previous versions of thespecification. System software should recognize this encoding and handle appropriately.
Revision 2.2
204
Implementation Note: Sizing a 32 bit Base Address RegisterExample
'HFRGH,2RUPHPRU\RIDUHJLVWHULVGLVDEOHGYLDWKHFRPPDQGUHJLVWHUEHIRUHVL]LQJD%DVH$GGUHVVUHJLVWHU6RIWZDUHVDYHVWKHRULJLQDOYDOXHRIWKH%DVH$GGUHVVUHJLVWHUZULWHV))))))))KWRWKHUHJLVWHUWKHQUHDGVLWEDFN6L]HFDOFXODWLRQFDQEHGRQHIURPWKHELWYDOXHUHDGE\ILUVWFOHDULQJHQFRGLQJLQIRUPDWLRQELWVELWIRU,2ELWVIRUPHPRU\LQYHUWLQJDOOELWVORJLFDO127WKHQLQFUHPHQWLQJE\7KHUHVXOWDQWELWYDOXHLVWKHPHPRU\,2UDQJHVL]HGHFRGHGE\WKHUHJLVWHU1RWHWKDWWKHXSSHUELWVRIWKHUHVXOWLVLJQRUHGLIWKH%DVH$GGUHVVUHJLVWHULVIRU,2DQGELWVUHWXUQHG]HURXSRQUHDG7KHRULJLQDOYDOXHLQWKH%DVH$GGUHVVUHJLVWHULVUHVWRUHGEHIRUHUHHQDEOLQJGHFRGHLQWKHFRPPDQGUHJLVWHURIWKHGHYLFH
ELWPHPRU\%DVH$GGUHVVUHJLVWHUVFDQEHKDQGOHGWKHVDPHH[FHSWWKDWWKHVHFRQGELWUHJLVWHULVFRQVLGHUHGDQH[WHQVLRQRIWKHILUVWLHELWV6RIWZDUHZULWHV))))))))KWRERWKUHJLVWHUVUHDGVWKHPEDFNDQGFRPELQHVWKHUHVXOWLQWRDELWYDOXH6L]HFDOFXODWLRQLVGRQHRQWKHELWYDOXH
$W\SHKSUHGHILQHGKHDGHUKDVVL[':25'ORFDWLRQVDOORFDWHGIRU%DVH$GGUHVVUHJLVWHUVVWDUWLQJDWRIIVHWKLQ&RQILJXUDWLRQ6SDFH$GHYLFHPD\XVHDQ\RIWKHORFDWLRQVWRLPSOHPHQW%DVH$GGUHVVUHJLVWHUV$QLPSOHPHQWHGELW%DVH$GGUHVVUHJLVWHUFRQVXPHVWZRFRQVHFXWLYH':25'ORFDWLRQV6RIWZDUHORRNLQJIRULPSOHPHQWHG%DVH$GGUHVVUHJLVWHUVPXVWVWDUWDWRIIVHWKDQGFRQWLQXHXSZDUGVWKURXJKRIIVHWK$W\SLFDOGHYLFHZLOOUHTXLUHRQHPHPRU\UDQJHIRULWVFRQWUROIXQFWLRQV6RPHJUDSKLFVGHYLFHVPD\XVHWZRUDQJHVRQHIRUFRQWUROIXQFWLRQVDQGDQRWKHUIRUDIUDPHEXIIHU$GHYLFHWKDWZDQWVWRPDSFRQWUROIXQFWLRQVLQWRERWKPHPRU\DQG,26SDFHVDWWKHVDPHWLPHPXVWLPSOHPHQWWZR%DVH$GGUHVVUHJLVWHUVRQHPHPRU\DQGRQH,27KHGULYHUIRUWKDWGHYLFHPLJKWRQO\XVHRQHVSDFHLQZKLFKFDVHWKHRWKHUVSDFHZLOOEHXQXVHG'HYLFHVDUHUHFRPPHQGHGDOZD\VWRPDSFRQWUROIXQFWLRQVLQWR0HPRU\6SDFH
6.2.5.2. Expansion ROM Base Address Register
6RPH3&,GHYLFHVHVSHFLDOO\WKRVHWKDWDUHLQWHQGHGIRUXVHRQH[SDQVLRQERDUGVLQ3&DUFKLWHFWXUHVUHTXLUHORFDO(3520VIRUH[SDQVLRQ520UHIHUWR6HFWLRQIRUDGHILQLWLRQRI520FRQWHQWV7KHIRXUE\WHUHJLVWHUDWRIIVHWKLQDW\SHKSUHGHILQHGKHDGHULVGHILQHGWRKDQGOHWKHEDVHDGGUHVVDQGVL]HLQIRUPDWLRQIRUWKLVH[SDQVLRQ520)LJXUHVKRZVKRZWKLVZRUGLVRUJDQL]HG7KHUHJLVWHUIXQFWLRQVH[DFWO\OLNHDELW%DVH$GGUHVVUHJLVWHUH[FHSWWKDWWKHHQFRGLQJDQGXVDJHRIWKHERWWRPELWVLVGLIIHUHQW7KHXSSHUELWVFRUUHVSRQGWRWKHXSSHUELWVRIWKH([SDQVLRQ520EDVHDGGUHVV7KHQXPEHURIELWVRXWRIWKHVHWKDWDGHYLFHDFWXDOO\LPSOHPHQWVGHSHQGVRQKRZPXFKDGGUHVVVSDFHWKHGHYLFHUHTXLUHV)RULQVWDQFHDGHYLFHWKDWUHTXLUHVD.%DUHDWRPDSLWVH[SDQVLRQ520ZRXOGLPSOHPHQWWKHWRSELWVLQWKHUHJLVWHUOHDYLQJWKHERWWRPRXWRIWKHVHKDUGZLUHGWR'HYLFHVWKDWVXSSRUWDQH[SDQVLRQ520PXVWLPSOHPHQWWKLVUHJLVWHU
'HYLFHLQGHSHQGHQWFRQILJXUDWLRQVRIWZDUHFDQGHWHUPLQHKRZPXFKDGGUHVVVSDFHWKHGHYLFHUHTXLUHVE\ZULWLQJDYDOXHRIDOOVWRWKHDGGUHVVSRUWLRQRIWKHUHJLVWHUDQGWKHQUHDGLQJWKHYDOXHEDFN7KHGHYLFHZLOOUHWXUQVLQDOOGRQWFDUHELWVHIIHFWLYHO\VSHFLI\LQJWKHVL]HDQGDOLJQPHQWUHTXLUHPHQWV7KHDPRXQWRIDGGUHVVVSDFHDGHYLFHUHTXHVWVPXVWQRWEHJUHDWHUWKDQ0%
Revision 2.2
205
031Expansion ROM Base Address
Reserved
11011
(Upper 21 bits)
Expansion ROM Enable
)LJXUH([SDQVLRQ520%DVH$GGUHVV5HJLVWHU/D\RXW
%LWLQWKHUHJLVWHULVXVHGWRFRQWUROZKHWKHURUQRWWKHGHYLFHDFFHSWVDFFHVVHVWRLWVH[SDQVLRQ520:KHQWKLVELWLVWKHGHYLFH¶VH[SDQVLRQ520DGGUHVVVSDFHLVGLVDEOHG:KHQWKHELWLVDGGUHVVGHFRGLQJLVHQDEOHGXVLQJWKHSDUDPHWHUVLQWKHRWKHUSDUWRIWKHEDVHUHJLVWHU7KLVDOORZVDGHYLFHWREHXVHGZLWKRUZLWKRXWDQH[SDQVLRQ520GHSHQGLQJRQV\VWHPFRQILJXUDWLRQ7KH0HPRU\6SDFHELWLQWKH&RPPDQGUHJLVWHUKDVSUHFHGHQFHRYHUWKH([SDQVLRQ520HQDEOHELW$GHYLFHPXVWUHVSRQGWRDFFHVVHVWRLWVH[SDQVLRQ520RQO\LIERWKWKH0HPRU\6SDFHELWDQGWKH([SDQVLRQ520%DVH$GGUHVV(QDEOHELWDUHVHWWR7KLVELWVVWDWHDIWHURST#LV
,QRUGHUWRPLQLPL]HWKHQXPEHURIDGGUHVVGHFRGHUVQHHGHGDGHYLFHPD\VKDUHDGHFRGHUEHWZHHQWKH([SDQVLRQ520%DVH$GGUHVVUHJLVWHUDQGRWKHU%DVH$GGUHVVUHJLVWHUV:KHQH[SDQVLRQ520GHFRGHLVHQDEOHGWKHGHFRGHULVXVHGIRUDFFHVVHVWRWKHH[SDQVLRQ520DQGGHYLFHLQGHSHQGHQWVRIWZDUHPXVWQRWDFFHVVWKHGHYLFHWKURXJKDQ\RWKHU%DVH$GGUHVVUHJLVWHUV
6.3. PCI Expansion ROMs7KH3&,VSHFLILFDWLRQSURYLGHVDPHFKDQLVPZKHUHGHYLFHVFDQSURYLGHH[SDQVLRQ520FRGHWKDWFDQEHH[HFXWHGIRUGHYLFHVSHFLILFLQLWLDOL]DWLRQDQGSRVVLEO\DV\VWHPERRWIXQFWLRQUHIHUWR6HFWLRQ7KHPHFKDQLVPDOORZVWKH520WRFRQWDLQVHYHUDOGLIIHUHQWLPDJHVWRDFFRPPRGDWHGLIIHUHQWPDFKLQHDQGSURFHVVRUDUFKLWHFWXUHV7KLVVHFWLRQVSHFLILHVWKHUHTXLUHGLQIRUPDWLRQDQGOD\RXWRIFRGHLPDJHVLQWKHH[SDQVLRQ5201RWHWKDW3&,GHYLFHVWKDWVXSSRUWDQH[SDQVLRQ520PXVWDOORZWKDW520WREHDFFHVVHGZLWKDQ\FRPELQDWLRQRIE\WHHQDEOHV7KLVVSHFLILFDOO\PHDQVWKDW':25'DFFHVVHVWRWKHH[SDQVLRQ520PXVWEHVXSSRUWHG
7KHLQIRUPDWLRQLQWKH520VLVODLGRXWWREHFRPSDWLEOHZLWKH[LVWLQJ,QWHO[([SDQVLRQ520KHDGHUVIRU,6$(,6$DQG0&DGDSWHUVEXWLWZLOODOVRVXSSRUWRWKHUPDFKLQHDUFKLWHFWXUHV7KHLQIRUPDWLRQDYDLODEOHLQWKHKHDGHUKDVEHHQH[WHQGHGVRWKDWPRUHRSWLPXPXVHFDQEHPDGHRIWKHIXQFWLRQSURYLGHGE\WKHDGDSWHUDQGVRWKDWWKHPLQLPXPDPRXQWRI0HPRU\6SDFHLVXVHGE\WKHUXQWLPHSRUWLRQRIWKHH[SDQVLRQ520FRGH
7KH3&,([SDQVLRQ520KHDGHULQIRUPDWLRQVXSSRUWVWKHIROORZLQJIXQFWLRQV
• $OHQJWKFRGHLVSURYLGHGWRLGHQWLI\WKHWRWDOFRQWLJXRXVDGGUHVVVSDFHQHHGHGE\WKH3&,GHYLFH520LPDJHDWLQLWLDOL]DWLRQ
• $QLQGLFDWRULGHQWLILHVWKHW\SHRIH[HFXWDEOHRULQWHUSUHWLYHFRGHWKDWH[LVWVLQWKH520DGGUHVVVSDFHLQHDFK520LPDJH
• $UHYLVLRQOHYHOIRUWKHFRGHDQGGDWDRQWKH520LVSURYLGHG
• 7KH9HQGRU,'DQG'HYLFH,'RIWKHVXSSRUWHG3&,GHYLFHDUHLQFOXGHGLQWKH520 47Note that it is the address decoder that is shared, not the registers themselves. The Expansion ROM BaseAddress register and other Base Address registers must be able to hold unique values at the same time.
Revision 2.2
206
2QHPDMRUGLIIHUHQFHLQWKHXVDJHPRGHOEHWZHHQ3&,H[SDQVLRQ520VDQGVWDQGDUG,6$(,6$DQG0&520VLVWKDWWKH520FRGHLVQHYHUH[HFXWHGLQSODFH,WLVDOZD\VFRSLHGIURPWKH520GHYLFHWR5$0DQGH[HFXWHGIURP5$07KLVHQDEOHVG\QDPLFVL]LQJRIWKHFRGHIRULQLWLDOL]DWLRQDQGUXQWLPHDQGSURYLGHVVSHHGLPSURYHPHQWVZKHQH[HFXWLQJUXQWLPHFRGH
6.3.1. PCI Expansion ROM Contents
3&,GHYLFHH[SDQVLRQ520VPD\FRQWDLQFRGHH[HFXWDEOHRULQWHUSUHWLYHIRUPXOWLSOHSURFHVVRUDUFKLWHFWXUHV7KLVPD\EHLPSOHPHQWHGLQDVLQJOHSK\VLFDO520ZKLFKFDQFRQWDLQDVPDQ\FRGHLPDJHVDVGHVLUHGIRUGLIIHUHQWV\VWHPDQGSURFHVVRUDUFKLWHFWXUHVVHH)LJXUH(DFKLPDJHPXVWVWDUWRQDE\WHERXQGDU\DQGPXVWFRQWDLQWKH3&,H[SDQVLRQ520KHDGHU7KHVWDUWLQJSRLQWRIHDFKLPDJHGHSHQGVRQWKHVL]HRISUHYLRXVLPDJHV7KHODVWLPDJHLQD520KDVDVSHFLDOHQFRGLQJLQWKHKHDGHUWRLGHQWLI\LWDVWKHODVWLPDJH
Image 0
Image 1
Image N
)LJXUH3&,([SDQVLRQ5206WUXFWXUH
6.3.1.1. PCI Expansion ROM Header Format
7KHLQIRUPDWLRQUHTXLUHGLQHDFK520LPDJHLVVSOLWLQWRWZRGLIIHUHQWDUHDV2QHDUHDWKH520KHDGHULVUHTXLUHGWREHORFDWHGDWWKHEHJLQQLQJRIWKH520LPDJH7KHVHFRQGDUHDWKH3&,'DWD6WUXFWXUHPXVWEHORFDWHGLQWKHILUVW.%RIWKHLPDJH7KHIRUPDWIRUWKH3&,([SDQVLRQ520+HDGHULVJLYHQEHORZ7KHRIIVHWLVDKH[DGHFLPDOQXPEHUIURPWKHEHJLQQLQJRIWKHLPDJHDQGWKHOHQJWKRIHDFKILHOGLVJLYHQLQE\WHV
([WHQVLRQVWRWKH3&,([SDQVLRQ520+HDGHUDQGRUWKH3&,'DWD6WUXFWXUHPD\EHGHILQHGE\VSHFLILFV\VWHPDUFKLWHFWXUHV([WHQVLRQVIRU3&$7FRPSDWLEOHV\VWHPVDUHGHVFULEHGLQ6HFWLRQ
Revision 2.2
207
Offset Length Value Description0h 1 55h ROM Signature, byte 11h 1 AAh ROM Signature, byte 2
2h-17h 16h xx Reserved (processor architecture unique data)18h-19h 2 xx Pointer to PCI Data Structure
ROM Signature The ROM Signature is a two-byte field containing a 55h inthe first byte and AAh in the second byte. This signaturemust be the first two bytes of the ROM address space foreach image of the ROM.
Pointer to PCI DataStructure
The Pointer to the PCI Data Structure is a two-byte pointer inlittle endian format that points to the PCI Data Structure. Thereference point for this pointer is the beginning of the ROMimage.
6.3.1.2. PCI Data Structure Format
7KH3&,'DWD6WUXFWXUHPXVWEHORFDWHGZLWKLQWKHILUVW.%RIWKH520LPDJHDQGPXVWEH':25'DOLJQHG7KH3&,'DWD6WUXFWXUHFRQWDLQVWKHIROORZLQJLQIRUPDWLRQ
Offset Length Description0 4 Signature, the string "PCIR"4 2 Vendor Identification6 2 Device Identification8 2 ReservedA 2 PCI Data Structure LengthC 1 PCI Data Structure RevisionD 3 Class Code10 2 Image Length12 2 Revision Level of Code/Data14 1 Code Type15 1 Indicator16 2 Reserved
Signature These four bytes provide a unique signature for the PCI DataStructure. The string "PCIR" is the signature with "P" beingat offset 0, "C" at offset 1, etc.
Vendor Identification The Vendor Identification field is a 16-bit field with the samedefinition as the Vendor Identification field in theConfiguration Space for this device.
Device Identification The Device Identification field is a 16-bit field with the samedefinition as the Device Identification field in theConfiguration Space for this device.
Revision 2.2
208
Resvd Reserved 16-bit field.
Note that in earlier versions of the PCI Local BusSpecification this field pointed to ROM located Vital ProductData. This has been superseded by Vital Product Data asdescribed in Section 6.4.
PCI Data StructureLength
The PCI Data Structure Length is a 16-bit field that definesthe length of the data structure from the start of the datastructure (the first byte of the Signature field). This field is inlittle-endian format and is in units of bytes.
PCI Data StructureRevision
The PCI Data Structure Revision field is an eight-bit field thatidentifies the data structure revision level. This revision levelis 0.
Class Code The Class Code field is a 24-bit field with the same fields anddefinition as the class code field in the Configuration Spacefor this device.
Image Length The Image Length field is a two-byte field that represents thelength of the image. This field is in little-endian format, andthe value is in units of 512 bytes.
Revision Level The Revision Level field is a two-byte field that contains therevision level of the code in the ROM image.
Code Type The Code Type field is a one-byte field that identifies thetype of code contained in this section of the ROM. The codemay be executable binary for a specific processor and systemarchitecture or interpretive code. The following code typesare assigned:
7\SH 'HVFULSWLRQ
,QWHO[3&$7FRPSDWLEOH 2SHQ)LUPZDUHVWDQGDUGIRU3&,
+HZOHWW3DFNDUG3$5,6&)) 5HVHUYHG
Indicator Bit 7 in this field tells whether or not this is the last image inthe ROM. A value of 1 indicates "last image;" a value of 0indicates that another image follows. Bits 0-6 are reserved.
48 Open Firmware is a processor architecture and system architecture independent standard for dealing withdevice specific option ROM code. Documentation for Open Firmware is available in the IEEE 1275-1994Standard for Boot (Initialization, Configuration) Firmware Core Requirements and Practices. A relateddocument, PCI Bus Binding to IEEE 1275-1994, specifies the application of Open Firmware to the PCIlocal bus, including PCI-specific requirements and practices. This document may be obtained usinganonymous FTP to the machine playground.sun.com with the filename/pub/p1275/bindings/postscript/PCI.ps.
Revision 2.2
209
6.3.2. Power-on Self Test (POST) Code
)RUWKHPRVWSDUWV\VWHP3267FRGHWUHDWVDGGLQ3&,GHYLFHVLGHQWLFDOO\WRWKRVHWKDWDUHVROGHUHGRQWRWKHPRWKHUERDUG7KHRQHH[FHSWLRQLVWKHKDQGOLQJRIH[SDQVLRQ520V3267FRGHGHWHFWVWKHSUHVHQFHRIDQRSWLRQ520LQWZRVWHSV)LUVWWKHFRGHGHWHUPLQHVLIWKHGHYLFHKDVLPSOHPHQWHGDQ([SDQVLRQ520%DVH$GGUHVVUHJLVWHULQ&RQILJXUDWLRQ6SDFH,IWKHUHJLVWHULVLPSOHPHQWHGWKH3267PXVWPDSDQGHQDEOHWKH520LQDQXQXVHGSRUWLRQRIWKHDGGUHVVVSDFHDQGFKHFNWKHILUVWWZRE\WHVIRUWKH$$KVLJQDWXUH,IWKDWVLJQDWXUHLVIRXQGWKHUHLVD520SUHVHQWRWKHUZLVHQR520LVDWWDFKHGWRWKHGHYLFH
,ID520LVDWWDFKHGWKH3267PXVWVHDUFKWKH520IRUDQLPDJHWKDWKDVWKHSURSHUFRGHW\SHDQGZKRVH9HQGRU,'DQG'HYLFH,'ILHOGVPDWFKWKHFRUUHVSRQGLQJILHOGVLQWKHGHYLFH
$IWHUILQGLQJWKHSURSHULPDJHWKH3267FRSLHVWKHDSSURSULDWHDPRXQWRIGDWDLQWR5$07KHQWKHGHYLFHVLQLWLDOL]DWLRQFRGHLVH[HFXWHG'HWHUPLQLQJWKHDSSURSULDWHDPRXQWRIGDWDWRFRS\DQGKRZWRH[HFXWHWKHGHYLFHVLQLWLDOL]DWLRQFRGHZLOOGHSHQGRQWKHFRGHW\SHIRUWKHILHOG
6.3.3. PC-compatible Expansion ROMs
7KLVVHFWLRQGHVFULEHVIXUWKHUUHTXLUHPHQWVRQ520LPDJHVDQGWKHKDQGOLQJRI520LPDJHVWKDWDUHXVHGLQ3&FRPSDWLEOHV\VWHPV7KLVDSSOLHVWRDQ\LPDJHWKDWVSHFLILHV,QWHO[3&$7FRPSDWLEOHLQWKH&RGH7\SHILHOGRIWKH3&,'DWD6WUXFWXUHDQGDQ\SODWIRUPWKDWLV3&FRPSDWLEOH
6.3.3.1. ROM Header Extensions
7KHVWDQGDUGKHDGHUIRU3&,([SDQVLRQ520LPDJHVLVH[SDQGHGVOLJKWO\IRU3&FRPSDWLELOLW\7ZRILHOGVDUHDGGHGRQHDWRIIVHWKSURYLGHVWKHLQLWLDOL]DWLRQVL]HIRUWKHLPDJH2IIVHWKLVWKHHQWU\SRLQWIRUWKHH[SDQVLRQ520,1,7IXQFWLRQ
Offset Length Value Description0h 1 55h ROM Signature byte 11h 1 AAh ROM Signature byte 22h 1 xx Initialization Size - size of the code in units of
512 bytes3h 3 xx Entry point for INIT function. POST does a
FAR CALL to this location.6h-17h 12h xx Reserved (application unique data)18h-19h 2 xx Pointer to PCI Data Structure
6.3.3.1.1. POST Code Extensions
3267FRGHLQWKHVHV\VWHPVFRSLHVWKHQXPEHURIE\WHVVSHFLILHGE\WKH,QLWLDOL]DWLRQ6L]HILHOGLQWR5$0DQGWKHQFDOOVWKH,1,7IXQFWLRQZKRVHHQWU\SRLQWLVDWRIIVHWK3267FRGHLVUHTXLUHGWROHDYHWKH5$0DUHDZKHUHWKHH[SDQVLRQ520FRGHZDVFRSLHGWRDVZULWDEOHXQWLODIWHUWKH,1,7IXQFWLRQKDVUHWXUQHG7KLVDOORZVWKH,1,7
Revision 2.2
210
FRGHWRVWRUHVRPHVWDWLFGDWDLQWKH5$0DUHDDQGWRDGMXVWWKHUXQWLPHVL]HRIWKHFRGHVRWKDWLWFRQVXPHVOHVVVSDFHZKLOHWKHV\VWHPLVUXQQLQJ
7KH3&FRPSDWLEOHVSHFLILFVHWRIVWHSVIRUWKHV\VWHP3267FRGHZKHQKDQGOLQJHDFKH[SDQVLRQ520DUH
0DSDQGHQDEOHWKHH[SDQVLRQ520WRDQXQRFFXSLHGDUHDRIWKHPHPRU\DGGUHVVVSDFH
)LQGWKHSURSHULPDJHLQWKH520DQGFRS\LWIURP520LQWRWKHFRPSDWLELOLW\DUHDRI5$0W\SLFDOO\&KWR'))))KKXVLQJWKHQXPEHURIE\WHVVSHFLILHGE\,QLWLDOL]DWLRQ6L]H
'LVDEOHWKH([SDQVLRQ520%DVH$GGUHVVUHJLVWHU
/HDYHWKH5$0DUHDZULWDEOHDQGFDOOWKH,1,7IXQFWLRQ
8VHWKHE\WHDWRIIVHWKZKLFKPD\KDYHEHHQPRGLILHGWRGHWHUPLQHKRZPXFKPHPRU\LVXVHGDWUXQWLPH
%HIRUHV\VWHPERRWWKH3267FRGHPXVWPDNHWKH5$0DUHDFRQWDLQLQJH[SDQVLRQ520FRGHUHDGRQO\
3267FRGHPXVWKDQGOH9*$GHYLFHVZLWKH[SDQVLRQ520VLQDVSHFLDOZD\7KH9*$GHYLFHVH[SDQVLRQ%,26PXVWEHFRSLHGWR&K9*$GHYLFHVFDQEHLGHQWLILHGE\H[DPLQLQJWKH&ODVV&RGHILHOGLQWKHGHYLFHV&RQILJXUDWLRQ6SDFH
6.3.3.1.2. INIT Function Extensions
3&FRPSDWLEOHH[SDQVLRQ520VFRQWDLQDQ,1,7IXQFWLRQWKDWLVUHVSRQVLEOHIRULQLWLDOL]LQJWKH,2GHYLFHDQGSUHSDULQJIRUUXQWLPHRSHUDWLRQ,1,7IXQFWLRQVLQ3&,H[SDQVLRQ520VDUHDOORZHGVRPHH[WHQGHGFDSDELOLWLHVEHFDXVHWKH5$0DUHDZKHUHWKHFRGHLVORFDWHGLVOHIWZULWDEOHZKLOHWKH,1,7IXQFWLRQH[HFXWHV
7KH,1,7IXQFWLRQFDQVWRUHVWDWLFSDUDPHWHUVLQVLGHLWV5$0DUHDGXULQJWKH,1,7IXQFWLRQ7KLVGDWDFDQWKHQEHXVHGE\WKHUXQWLPH%,26RUGHYLFHGULYHUV7KLVDUHDRI5$0ZLOOQRWEHZULWDEOHGXULQJUXQWLPH
7KH,1,7IXQFWLRQFDQDOVRDGMXVWWKHDPRXQWRI5$0WKDWLWFRQVXPHVGXULQJUXQWLPH7KLVLVGRQHE\PRGLI\LQJWKHVL]HE\WHDWRIIVHWKLQWKHLPDJH7KLVKHOSVFRQVHUYHWKHOLPLWHGPHPRU\UHVRXUFHLQWKHH[SDQVLRQ520DUHD&K'))))K
)RUH[DPSOHDGHYLFHH[SDQVLRQ520PD\UHTXLUH.%IRULWVLQLWLDOL]DWLRQDQGUXQWLPHFRGHEXWRQO\.%IRUWKHUXQWLPHFRGH7KHLPDJHLQWKH520ZLOOVKRZDVL]HRI.%VRWKDWWKH3267FRGHFRSLHVWKHZKROHWKLQJLQWR5$07KHQZKHQWKH,1,7IXQFWLRQLVUXQQLQJLWFDQDGMXVWWKHVL]HE\WHGRZQWR.%:KHQWKH,1,7IXQFWLRQUHWXUQVWKH3267FRGHVHHVWKDWWKHUXQWLPHVL]HLV.%DQGFDQFRS\WKHQH[WH[SDQVLRQ%,26WRWKHRSWLPXPORFDWLRQ
7KH,1,7IXQFWLRQLVUHVSRQVLEOHIRUJXDUDQWHHLQJWKDWWKHFKHFNVXPDFURVVWKHVL]HRIWKHLPDJHLVFRUUHFW,IWKH,1,7IXQFWLRQPRGLILHVWKH5$0DUHDLQDQ\ZD\DQHZFKHFNVXPPXVWEHFDOFXODWHGDQGVWRUHGLQWKHLPDJH7KH,1,7IXQFWLRQVKRXOGQRWPRGLI\V\VWHPPHPRU\H[FHSWIRUWKH,1,7IXQFWLRQ5$0DUHDLQDQ\ZD\XQOHVVLWXVHVDSSURSULDWHSURWRFRORU%,26VHUYLFHVWRDOORFDWHPHPRU\,WLVQRWXQFRPPRQIRU3267VRIWZDUHWRXVHV\VWHPPHPRU\IRUFULWLFDOGDWDRUFRGHDQGLWVGHVWUXFWLRQRUPRGLILFDWLRQPD\SUHYHQWV\VWHPERRW
Revision 2.2
211
,IWKH,1,7IXQFWLRQZDQWVWRFRPSOHWHO\UHPRYHLWVHOIIURPWKHH[SDQVLRQ520DUHDLWGRHVVRE\ZULWLQJD]HURWRWKH,QLWLDOL]DWLRQ6L]HILHOGWKHE\WHDWRIIVHWK,QWKLVFDVHQRFKHFNVXPKDVWREHJHQHUDWHGVLQFHWKHUHLVQROHQJWKWRFKHFNVXPDFURVV
2QHQWU\WKH,1,7IXQFWLRQLVSDVVHGWKUHHSDUDPHWHUVWKHEXVQXPEHUGHYLFHQXPEHUDQGIXQFWLRQQXPEHURIWKHGHYLFHWKDWVXSSOLHGWKHH[SDQVLRQ5207KHVHSDUDPHWHUVFDQEHXVHGWRDFFHVVWKHGHYLFHEHLQJLQLWLDOL]HG7KH\DUHSDVVHGLQ[UHJLVWHUV>$+@FRQWDLQVWKHEXVQXPEHUWKHXSSHUILYHELWVRI>$/@FRQWDLQWKHGHYLFHQXPEHUDQGWKHORZHUWKUHHELWVRI>$/@FRQWDLQWKHIXQFWLRQQXPEHU
3ULRUWRFDOOLQJWKH,1,7IXQFWLRQWKH3267FRGHZLOODOORFDWHUHVRXUFHVWRWKHGHYLFHYLDWKH%DVH$GGUHVVDQG,QWHUUXSW/LQHUHJLVWHUV
6.3.3.1.3. Image Structure
$3&FRPSDWLEOHLPDJHKDVWKUHHOHQJWKVDVVRFLDWHGZLWKLWDUXQWLPHOHQJWKDQLQLWLDOL]DWLRQOHQJWKDQGDQLPDJHOHQJWK7KHLPDJHOHQJWKLVWKHWRWDOOHQJWKRIWKHLPDJHDQGLWPXVWEHJUHDWHUWKDQRUHTXDOWRWKHLQLWLDOL]DWLRQOHQJWK
7KHLQLWLDOL]DWLRQOHQJWKVSHFLILHVWKHDPRXQWRIWKHLPDJHWKDWFRQWDLQVERWKWKHLQLWLDOL]DWLRQDQGUXQWLPHFRGH7KLVLVWKHDPRXQWRIGDWDWKDW3267FRGHZLOOFRS\LQWR5$0EHIRUHH[HFXWLQJWKHLQLWLDOL]DWLRQURXWLQH,QLWLDOL]DWLRQOHQJWKPXVWEHJUHDWHUWKDQRUHTXDOWRUXQWLPHOHQJWK7KHLQLWLDOL]DWLRQGDWDWKDWLVFRSLHGLQWR5$0PXVWFKHFNVXPWRXVLQJWKHVWDQGDUGDOJRULWKP
7KHUXQWLPHOHQJWKVSHFLILHVWKHDPRXQWRIWKHLPDJHWKDWFRQWDLQVWKHUXQWLPHFRGH7KLVLVWKHDPRXQWRIGDWDWKH3267FRGHZLOOOHDYHLQ5$0ZKLOHWKHV\VWHPLVRSHUDWLQJ$JDLQWKLVDPRXQWRIWKHLPDJHPXVWFKHFNVXPWR
7KH3&,'DWDVWUXFWXUHPXVWEHFRQWDLQHGZLWKLQWKHUXQWLPHSRUWLRQRIWKHLPDJHLIWKHUHLVDQ\RWKHUZLVHLWPXVWEHFRQWDLQHGZLWKLQWKHLQLWLDOL]DWLRQSRUWLRQ)LJXUHVKRZVWKHW\SLFDOOD\RXWRIDQLPDJHLQWKHH[SDQVLRQ520
Header
PCI Data structureRuntime size
Initialization size
Checksum byte
Checksum byte
Image size
)LJXUH7\SLFDO,PDJH/D\RXW
Revision 2.2
212
6.4. Vital Product Data9LWDO3URGXFW'DWD93'LVWKHLQIRUPDWLRQWKDWXQLTXHO\GHILQHVLWHPVVXFKDVWKHKDUGZDUHVRIWZDUHDQGPLFURFRGHHOHPHQWVRIDV\VWHP7KH93'SURYLGHVWKHV\VWHPZLWKLQIRUPDWLRQRQYDULRXV)58V)LHOG5HSODFHDEOH8QLWLQFOXGLQJ3DUW1XPEHU6HULDO1XPEHUDQGRWKHUGHWDLOHGLQIRUPDWLRQ93'DOVRSURYLGHVDPHFKDQLVPIRUVWRULQJLQIRUPDWLRQVXFKDVSHUIRUPDQFHDQGIDLOXUHGDWDRQWKHGHYLFHEHLQJPRQLWRUHG7KHREMHFWLYHIURPDV\VWHPSRLQWRIYLHZLVWRFROOHFWWKLVLQIRUPDWLRQE\UHDGLQJLWIURPWKHKDUGZDUHVRIWZDUHDQGPLFURFRGHFRPSRQHQWV
6XSSRUWRI93'ZLWKLQ3&,DGDSWHUVLVRSWLRQDOGHSHQGLQJRQWKHPDQXIDFWXUHU7KHGHILQLWLRQRI3&,93'SUHVHQWVQRLPSDFWWRH[LVWLQJ3&,GHYLFHVDQGPLQLPDOLPSDFWWRIXWXUH3&,GHYLFHVZKLFKRSWLRQDOO\LQFOXGH93'7KRXJKVXSSRUWRI93'LVRSWLRQDODGDSWHUPDQXIDFWXUHUVDUHHQFRXUDJHGWRSURYLGH93'GXHWRLWVLQKHUHQWEHQHILWVIRUWKHDGDSWHUV\VWHPPDQXIDFWXUHUVDQGIRU3OXJDQG3OD\
7KHPHFKDQLVPIRUDFFHVVLQJ93'DQGWKHGHVFULSWLRQRI93'GDWDVWUXFWXUHVLVGRFXPHQWHGLQ$SSHQGL[,
6.5. Device Drivers7KHUHDUHWZRFKDUDFWHULVWLFVRI3&,GHYLFHVWKDWPD\PDNH3&,GHYLFHGULYHUVGLIIHUHQWIURPVWDQGDUGRUH[LVWLQJGHYLFHGULYHUV7KHILUVWFKDUDFWHULVWLFLVWKDW3&,GHYLFHVDUHUHORFDWDEOHLHQRWKDUGZLUHGLQWKHDGGUHVVVSDFHV3&,GHYLFHGULYHUVDQGRWKHUFRQILJXUDWLRQVRIWZDUHVKRXOGXVHWKHPDSSLQJLQIRUPDWLRQVWRUHGLQWKHGHYLFHV&RQILJXUDWLRQ6SDFHUHJLVWHUVWRGHWHUPLQHZKHUHWKHGHYLFHZDVPDSSHG7KLVDOVRDSSOLHVWRGHWHUPLQLQJLQWHUUXSWOLQHXVDJH
7KHVHFRQGFKDUDFWHULVWLFLVWKDW3&,LQWHUUXSWVDUHVKDUHDEOH3&,GHYLFHGULYHUVDUHUHTXLUHGWRVXSSRUWVKDUHGLQWHUUXSWVVLQFHLWLVYHU\OLNHO\WKDWV\VWHPLPSOHPHQWDWLRQVZLOOFRQQHFWPRUHWKDQRQHGHYLFHWRDVLQJOHLQWHUUXSWOLQH7KHH[DFWPHWKRGIRULQWHUUXSWVKDULQJLVRSHUDWLQJV\VWHPVSHFLILFDQGLVQRWHODERUDWHGKHUH
6RPHV\VWHPVPD\QRWJXDUDQWHHWKDWGDWDLVGHOLYHUHGWRPDLQPHPRU\EHIRUHLQWHUUXSWVDUHGHOLYHUHGWRWKH&38,IQRWKDQGOHGSURSHUO\WKLVFDQOHDGWRGDWDFRQVLVWHQF\SUREOHPVORVVRIGDWD7KLVVLWXDWLRQLVPRVWRIWHQDVVRFLDWHGZLWKWKHLPSOHPHQWDWLRQRISRVWLQJEXIIHUVLQEULGJHVEHWZHHQWKH3&,EXVDQGRWKHUEXVHV
7KHUHDUHWKUHHZD\VWKDWGDWDDQGLQWHUUXSWFRQVLVWHQF\FDQEHJXDUDQWHHG
7KHV\VWHPKDUGZDUHFDQJXDUDQWHHWKDWSRVWLQJEXIIHUVDUHIOXVKHGEHIRUHLQWHUUXSWVDUHGHOLYHUHGWRWKHSURFHVVRU
7KHGHYLFHVLJQDOLQJWKHLQWHUUXSWFDQSHUIRUPDUHDGRIWKHMXVWZULWWHQGDWDEHIRUHVLJQDOLQJWKHLQWHUUXSW7KLVFDXVHVSRVWLQJEXIIHUVWREHIOXVKHG
7KHGHYLFHGULYHUFDQSHUIRUPDUHDGWRDQ\UHJLVWHULQWKHGHYLFHEHIRUHDFFHVVLQJWKHGDWDZULWWHQE\WKHGHYLFH7KLVUHDGFDXVHVSRVWLQJEXIIHUVWREHIOXVKHG
'HYLFHGULYHUVDUHXOWLPDWHO\UHVSRQVLEOHIRUJXDUDQWHHLQJFRQVLVWHQF\RILQWHUUXSWVDQGGDWDE\DVVXULQJWKDWDWOHDVWRQHRIWKHWKUHHPHWKRGVGHVFULEHGDERYHLVSHUIRUPHGLQWKHV\VWHP7KLVPHDQVDGHYLFHGULYHUPXVWGR0HWKRGXQOHVVLWLPSOLFLWO\NQRZV0HWKRGLVGRQHE\LWVGHYLFHRULWLVLQIRUPHGE\VRPHPHDQVRXWVLGHWKHVFRSHRIWKLVVSHFLILFDWLRQWKDW0HWKRGLVGRQHE\WKHV\VWHPKDUGZDUH
Revision 2.2
213
6.6. System Reset$IWHUV\VWHPUHVHWWKHSURFHVVRUVPXVWEHDEOHWRDFFHVVERRWFRGHDQGDQ\GHYLFHVQHFHVVDU\WRERRWWKHPDFKLQH'HSHQGLQJRQWKHV\VWHPDUFKLWHFWXUHEULGJHVPD\QHHGWRFRPHXSHQDEOHGWRSDVVWKHVHDFFHVVHVWKURXJKWRWKHUHPRWHEXV
6LPLODUO\GHYLFHVRQ3&,PD\QHHGWRFRPHXSHQDEOHGWRUHFRJQL]HIL[HGDGGUHVVHVWRVXSSRUWWKHERRWVHTXHQFHLQDV\VWHPDUFKLWHFWXUH6XFKGHYLFHVDUHUHTXLUHGWRVXSSRUWWKH&RPPDQGUHJLVWHUGLVDEOLQJIXQFWLRQGHVFULEHGLQ6HFWLRQ7KH\VKRXOGDOVRSURYLGHDPHFKDQLVPLQYRNHGWKURXJKWKH&RQILJXUDWLRQ6SDFHWRUHHQDEOHWKHUHFRJQLWLRQRIIL[HGDGGUHVVHV
6.7. Capabilities List&HUWDLQFDSDELOLWLHVDGGHGWR3&,DIWHUWKHSXEOLFDWLRQRIUHYLVLRQDUHVXSSRUWHGE\DGGLQJDVHWRIUHJLVWHUVWRDOLQNHGOLVWFDOOHGWKH&DSDELOLWLHV/LVW7KLVRSWLRQDOGDWDVWUXFWXUHLVLQGLFDWHGLQWKH3&,6WDWXV5HJLVWHUE\VHWWLQJWKH&DSDELOLWLHV/LVWELWELWWRLQGLFDWHWKDWWKH&DSDELOLWLHV3RLQWHULVORFDWHGDWRIIVHWK7KLVUHJLVWHUSRLQWVWRWKHILUVWLWHPLQWKHOLVWRIFDSDELOLWLHV
(DFKFDSDELOLW\LQWKHOLVWFRQVLVWVRIDQELW,'ILHOGDVVLJQHGE\WKH3&,6,*DQELWSRLQWHULQFRQILJXUDWLRQVSDFHWRWKHQH[WFDSDELOLW\DQGVRPHQXPEHURIDGGLWLRQDOUHJLVWHUVLPPHGLDWHO\IROORZLQJWKHSRLQWHUWRLPSOHPHQWWKDWFDSDELOLW\(DFKFDSDELOLW\PXVWEH':25'DOLJQHG7KHERWWRPWZRELWVRIDOOSRLQWHUVLQFOXGLQJWKHLQLWLDOSRLQWHUDWKDUHUHVHUYHGDQGPXVWEHLPSOHPHQWHGDVEDOWKRXJKVRIWZDUHPXVWPDVNWKHPWRDOORZIRUIXWXUHXVHVRIWKHVHELWV$SRLQWHUYDOXHRIKLVXVHGWRLQGLFDWHWKHODVWFDSDELOLW\LQWKHOLVW)LJXUHVKRZVKRZWKLVOLVWLVFRQVWUXFWHG
)LJXUH([DPSOH&DSDELOLWLHV/LVW
(DFKGHILQHGFDSDELOLW\PXVWKDYHD6,*DVVLJQHG,'FRGH7KHVHFRGHVDUHDVVLJQHGDQGKDQGOHGPXFKOLNHWKH&ODVV&RGHV5HIHUWR$SSHQGL[+IRUDOLVWRIFXUUHQWO\GHILQHG&DSDELOLWLHV(DFK&DSDELOLW\PXVWGHILQHWKHGHWDLOHGUHJLVWHUPDSIRUWKDWFDSDELOLW\7KHVHUHJLVWHUVPXVWLPPHGLDWHO\IROORZWKHSRLQWHUWRWKHQH[WFDSDELOLW\
Revision 2.2
214
6.8. Message Signaled Interrupts0HVVDJH6LJQDOHG,QWHUUXSWV06,LVDQRSWLRQDOIHDWXUHWKDWHQDEOHVDGHYLFHWRUHTXHVWVHUYLFHE\ZULWLQJDV\VWHPVSHFLILHGPHVVDJHWRDV\VWHPVSHFLILHGDGGUHVV3&,':25'PHPRU\ZULWHWUDQVDFWLRQ7KHWUDQVDFWLRQDGGUHVVVSHFLILHVWKHPHVVDJHGHVWLQDWLRQDQGWKHWUDQVDFWLRQGDWDVSHFLILHVWKHPHVVDJH6\VWHPVRIWZDUHLQLWLDOL]HVWKHPHVVDJHGHVWLQDWLRQDQGPHVVDJHGXULQJGHYLFHFRQILJXUDWLRQDOORFDWLQJRQHRUPRUHQRQVKDUHGPHVVDJHVWRHDFK06,FDSDEOHIXQFWLRQ
6LQFHWKHWDUJHWRIWKHWUDQVDFWLRQFDQQRWGLVWLQJXLVKEHWZHHQDQ06,ZULWHWUDQVDFWLRQDQGDQ\RWKHUZULWHWUDQVDFWLRQDOOWUDQVDFWLRQWHUPLQDWLRQFRQGLWLRQVDUHVXSSRUWHG7KHUHIRUHD06,ZULWHWUDQVDFWLRQFDQEHWHUPLQDWHGZLWKD5HWU\0DVWHU$ERUW7DUJHW$ERUWRUQRUPDOFRPSOHWLRQUHIHUWR6HFWLRQ
,WLVUHFRPPHQGHGWKDWGHYLFHVLPSOHPHQWLQWHUUXSWSLQVWRSURYLGHFRPSDWLELOLW\LQV\VWHPVWKDWGRQRWVXSSRUW06,GHYLFHVGHIDXOWWRLQWHUUXSWSLQV+RZHYHULWLVH[SHFWHGWKDWWKHQHHGIRULQWHUUXSWSLQVZLOOGLPLQLVKRYHUWLPH'HYLFHVWKDWGRQRWVXSSRUWLQWHUUXSWSLQVGXHWRSLQFRQVWUDLQWVUHO\RQSROOLQJIRUGHYLFHVHUYLFHPD\LPSOHPHQWPHVVDJHVWRLQFUHDVHSHUIRUPDQFHZLWKRXWDGGLQJDGGLWLRQDOSLQV7KHUHIRUHV\VWHPFRQILJXUDWLRQVRIWZDUHPXVWQRWDVVXPHWKDWDPHVVDJHFDSDEOHGHYLFHKDVDQLQWHUUXSWSLQ
,QWHUUXSWODWHQF\WKHWLPHIURPLQWHUUXSWVLJQDOLQJWRLQWHUUXSWVHUYLFLQJLVV\VWHPGHSHQGHQW&RQVLVWHQWZLWKFXUUHQWLQWHUUXSWDUFKLWHFWXUHVPHVVDJHVLJQDOHGLQWHUUXSWVGRQRWSURYLGHLQWHUUXSWODWHQF\WLPHJXDUDQWHHV
6.8.1. Message Capability Structure
7KHFDSDELOLWLHVPHFKDQLVPUHIHUWR6HFWLRQLVXVHGWRLGHQWLI\DQGFRQILJXUHD06,FDSDEOHGHYLFH7KHPHVVDJHFDSDELOLW\VWUXFWXUHLVLOOXVWUDWHGLQ)LJXUH(DFKGHYLFHIXQFWLRQWKDWVXSSRUWV06,LQDPXOWLIXQFWLRQGHYLFHPXVWLPSOHPHQWLWVRZQ06,FDSDELOLW\VWUXFWXUH0RUHWKHQRQH06,FDSDELOLW\VWUXFWXUHSHUIXQFWLRQLVSURKLELWHG
&DSDELOLW\3RLQWHU
&DSDELOLW\3RLQWHUK
&DSDELOLW\3RLQWHUK
0HVVDJH&RQWURO1H[W3RLQWHU&DSDELOLW\,'
0HVVDJH$GGUHVV
0HVVDJH'DWD
&DSDELOLW\3RLQWHU
&DSDELOLW\3RLQWHUK
&DSDELOLW\3RLQWHUK
&DSDELOLW\3RLQWHU&K
0HVVDJH&RQWURO1H[W3RLQWHU&DSDELOLW\,'
0HVVDJH$GGUHVV
0HVVDJH'DWD
0HVVDJH8SSHU$GGUHVV
&DSDELOLW\6WUXFWXUHIRUELW0HVVDJH$GGUHVV
&DSDELOLW\6WUXFWXUHIRUELW0HVVDJH$GGUHVV
)LJXUH0HVVDJH6LJQDOHG,QWHUUXSW&DSDELOLW\6WUXFWXUH
Revision 2.2
215
7RUHTXHVWVHUYLFHDQ06,IXQFWLRQZULWHVWKHFRQWHQWVRIWKH0HVVDJH'DWDUHJLVWHUWRWKHDGGUHVVVSHFLILHGE\WKHFRQWHQWVRIWKH0HVVDJH$GGUHVVUHJLVWHUDQGRSWLRQDOO\WKH0HVVDJH8SSHU$GGUHVVUHJLVWHUIRUDELWPHVVDJHDGGUHVV$UHDGRIWKHDGGUHVVVSHFLILHGE\WKHFRQWHQWVRIWKH0HVVDJH$GGUHVVUHJLVWHUSURGXFHVXQGHILQHGUHVXOWV
7KHFDSDELOLW\VWUXFWXUHIRUDELWPHVVDJHDGGUHVVLOOXVWUDWHGLQ)LJXUHLVLPSOHPHQWHGLIWKHIXQFWLRQVXSSRUWVDELWPHVVDJHDGGUHVV7KHFDSDELOLW\VWUXFWXUHIRUDELWPHVVDJHDGGUHVVLOOXVWUDWHGLQ)LJXUHLVLPSOHPHQWHGLIWKHIXQFWLRQVXSSRUWVDELWPHVVDJHDGGUHVV,IDGHYLFHVXSSRUWV06,DQGWKHGHYLFHVXSSRUWVELWDGGUHVVLQJ'$&ZKHQDFWLQJDVDPDVWHUWKHGHYLFHLVUHTXLUHGWRLPSOHPHQWWKHELWPHVVDJHDGGUHVVVWUXFWXUH
7KHPHVVDJHFRQWUROUHJLVWHULQGLFDWHVWKHIXQFWLRQ¶VFDSDELOLWLHVDQGSURYLGHVV\VWHPVRIWZDUHFRQWURORYHU06,
(DFKILHOGLVIXUWKHUGHVFULEHGLQWKHIROORZLQJVXEVHFWLRQV5HVHUYHGUHJLVWHUVDQGELWVDOZD\VUHWXUQZKHQUHDGDQGZULWHRSHUDWLRQVKDYHQRHIIHFW5HDGRQO\UHJLVWHUVUHWXUQYDOLGGDWDZKHQUHDGDQGZULWHRSHUDWLRQVKDYHQRHIIHFW
6.8.1.1. Capability ID
7::0 CAP_ID The value of 05h in this field identifies the function asmessage signaled interrupt capable. This field isread only.
6.8.1.2. Next Pointer
7::0 NXT_PTR Pointer to the next item in the capabilities list. Mustbe NULL for the final item in the list. This field is readonly.
6.8.1.3. Message Control
7KLVUHJLVWHUSURYLGHVV\VWHPVRIWZDUHFRQWURORYHU06,$IWHUUHVHW06,LVGLVDEOHGELWLVFOHDUHGDQGWKHIXQFWLRQUHTXHVWVVHUYLFLQJYLDLWVINTx#SLQLIVXSSRUWHG6\VWHPVRIWZDUHFDQHQDEOH06,E\VHWWLQJELWRIWKLVUHJLVWHU6\VWHPVRIWZDUHLVSHUPLWWHGWRPRGLI\WKH0HVVDJH&RQWUROUHJLVWHU¶VUHDGZULWHELWVDQGILHOGV$GHYLFHGULYHULVQRWSHUPLWWHGWRPRGLI\WKH0HVVDJH&RQWUROUHJLVWHU¶VUHDGZULWHELWVDQGILHOGV
Bits Field Description
15::08 ReservedAlways returns 0 on a read and a write operation hasno effect.
7 64 bit addresscapable
If 1, the function is capable of generating a 64-bitmessage address.
If 0, the function is not capable of generating a 64-bitmessage address.
This bit is read only.
Revision 2.2
216
Bits Field Description
6::4 Multiple MessageEnable
System software writes to this field to indicate thenumber of allocated messages (equal to or less thanthe number of requested messages). The number ofallocated messages is aligned to a power of two. If afunction requests four messages (indicated by aMultiple Message Capable encoding of “010”), systemsoftware can allocate either four, two, or onemessage by writing a “010”, “001, or “000” to thisfield, respectively. When MSI is enabled, a device willbe allocated at least 1 message. The encoding isdefined as:
Encoding # of messages allocated
000 1
001 2
010 4
011 8
100 16
101 32
110 Reserved
111 Reserved
This field’s state after reset is “000”.
This field is read/write.
3::1 Multiple MessageCapable
System software reads this field to determine thenumber of requested messages. The number ofrequested messages must be aligned to a power oftwo (if a function requires three messages, it requestsfour by initializing this field to “010”). The encoding isdefined as:
Encoding # of messages requested
000 1
001 2
010 4
011 8
100 16
101 32
110 Reserved
111 Reserved
This field is read/only.
Revision 2.2
217
Bits Field Description
0 MSI EnableIf 1, the function is permitted to use MSI to requestservice and is prohibited from using its INTx# pin (ifimplemented). System configuration software setsthis bit to enable MSI. A device driver is prohibitedfrom writing this bit to mask a function’s servicerequest.
If 0, the function is prohibited from using MSI torequest service.
This bit’s state after reset is 0 (MSI is disabled).
This bit is read/write.
6.8.1.4. Message Address
Bits Field Description
31::02 MessageAddress
System-specified message address.
If the Message Enable bit (bit 0 of the MessageControl register) is set, the contents of this registerspecify the DWORD aligned address (AD[31::02]) forthe MSI memory write transaction. AD[1::0] aredriven to zero during the address phase.
This field is read/write.
01::00 Reserved Always returns 0 on read. Write operations have noeffect.
6.8.1.5. Message Upper Address (Optional)
Bits Field Description
31::00 Message UpperAddress
System-specified message upper address.
This register is optional and is implemented only if thedevice supports a 64-bit message address (bit 7 inMessage Control register set)49. If the MessageEnable bit (bit 0 of the Message Control register) isset, the contents of this register (if non-zero) specifythe upper 32-bits of a 64-bit message address(AD[63::32]). If the contents of this register are zero,the device uses the 32 bit address specified by themessage address register.
This field is read/write.
49 This register is required when the device supports 64-bit addressing (DAC) when acting as a master.
Revision 2.2
218
6.8.1.6. Message Data
Bits Field Description
15::00 Message Data System-specified message.
Each MSI function is allocated up to 32 uniquemessages.
System architecture specifies the number of uniquemessages supported by the system.
If the Message Enable bit (bit 0 of the MessageControl register) is set, the message data is drivenonto the lower word (AD[15::00]) of the memory writetransaction’s data phase. AD[31::16] are driven tozero during the memory write transaction’s dataphase. C/BE[3::0]# are asserted during the dataphase of the memory write transaction.
The Multiple Message Enable field (bits 6-4 of theMessage Control register) defines the number of loworder message data bits the function is permitted tomodify to generate its system software allocatedmessages. For example, a Multiple Message Enableencoding of “010” indicates the function has beenallocated four messages and is permitted to modifymessage data bits 1 and 0 (a function modifies thelower message data bits to generate the allocatednumber of messages). If the Multiple MessageEnable field is “000”, the function is not permitted tomodify the message data.
This field is read/write.
6.8.2. MSI Operation
$WFRQILJXUDWLRQWLPHV\VWHPVRIWZDUHWUDYHUVHVWKHIXQFWLRQ¶VFDSDELOLW\OLVW,IDFDSDELOLW\,'RIKLVIRXQGWKHIXQFWLRQLPSOHPHQWV06,6\VWHPVRIWZDUHUHDGVWKH06,FDSDELOLW\VWUXFWXUH¶V0HVVDJH&RQWUROUHJLVWHUWRGHWHUPLQHWKHIXQFWLRQ¶VFDSDELOLWLHV
6\VWHPVRIWZDUHUHDGVWKH0XOWLSOH0HVVDJH&DSDEOHILHOGELWVRIWKH0HVVDJH&RQWUROUHJLVWHUWRGHWHUPLQHWKHQXPEHURIUHTXHVWHGPHVVDJHV6\VWHPVRIWZDUHZULWHVWRWKH0XOWLSOH0HVVDJH(QDEOHILHOGELWVRIWKH0HVVDJH&RQWUROUHJLVWHUWRDOORFDWHHLWKHUDOORUDVXEVHWRIWKHUHTXHVWHGPHVVDJHV)RUH[DPSOHDIXQFWLRQFDQUHTXHVWIRXUPHVVDJHVDQGEHDOORFDWHGHLWKHUIRXUWZRRURQHPHVVDJH7KHQXPEHURIPHVVDJHVUHTXHVWHGDQGDOORFDWHGDUHDOLJQHGWRDSRZHURIWZRDIXQFWLRQWKDWUHTXLUHVWKUHHPHVVDJHVPXVWUHTXHVWIRXU
,IWKHELW$GGUHVV&DSDEOHELWELWRIWKH0HVVDJH&RQWUROUHJLVWHULVVHWV\VWHPVRIWZDUHLQLWLDOL]HVWKH06,FDSDELOLW\VWUXFWXUH¶V0HVVDJH$GGUHVVUHJLVWHUVSHFLI\LQJWKHORZHUELWVRIWKHPHVVDJHDGGUHVVDQGWKH0HVVDJH8SSHU$GGUHVVUHJLVWHUVSHFLI\LQJWKHXSSHUELWVRIWKHPHVVDJHDGGUHVVZLWKDV\VWHPVSHFLILHGPHVVDJH
Revision 2.2
219
GHVWLQDWLRQDGGUHVV6\VWHPVRIWZDUHPD\SURJUDPWKH0HVVDJH8SSHU$GGUHVVUHJLVWHUWR]HURVRWKDWWKHIXQFWLRQJHQHUDWHVDELWDGGUHVVIRUWKH06,ZULWHWUDQVDFWLRQ,IWKLVELWLVFOHDUV\VWHPVRIWZDUHLQLWLDOL]HVWKH06,FDSDELOLW\VWUXFWXUH¶V0HVVDJH$GGUHVVUHJLVWHUVSHFLI\LQJDELWPHVVDJHDGGUHVVZLWKDV\VWHPVSHFLILHGPHVVDJHGHVWLQDWLRQDGGUHVV
6\VWHPVRIWZDUHLQLWLDOL]HVWKH06,FDSDELOLW\VWUXFWXUH¶V0HVVDJH'DWDUHJLVWHUZLWKDV\VWHPVSHFLILHGPHVVDJH&DUHPXVWEHWDNHQWRLQLWLDOL]HRQO\WKH0HVVDJH'DWDUHJLVWHULHDE\WHYDOXHDQGQRWPRGLI\WKHXSSHUWZRE\WHVRIWKDW':25'ORFDWLRQ
7RPDLQWDLQEDFNZDUGFRPSDWLELOLW\WKH06,(QDEOHELWELWRIWKH0HVVDJH&RQWUROUHJLVWHULVFOHDUHGDIWHUUHVHW06,LVGLVDEOHG6\VWHPFRQILJXUDWLRQVRIWZDUHVHWVWKLVELWWRHQDEOH06,$GHYLFHGULYHULVSURKLELWHGIURPZULWLQJWKLVELWWRPDVNDIXQFWLRQ¶VVHUYLFHUHTXHVW2QFHHQDEOHGDIXQFWLRQLVSURKLELWHGIURPXVLQJLWVINTx#SLQLILPSOHPHQWHGWRUHTXHVWVHUYLFH06,DQGINTx#DUHPXWXDOO\H[FOXVLYH
2QFH06,LVHQDEOHGELWRIWKH0HVVDJH&RQWURO5HJLVWHULVVHWWKHIXQFWLRQPD\VHQGPHVVDJHV7RVHQGDPHVVDJHDIXQFWLRQGRHVD':25'PHPRU\ZULWHWRWKHDGGUHVVVSHFLILHGE\WKHFRQWHQWVRIWKH0HVVDJH$GGUHVVUHJLVWHUDQGRSWLRQDOO\WKH0HVVDJH8SSHU$GGUHVVUHJLVWHUIRUDELWPHVVDJHDGGUHVV7KH':25'WKDWLVZULWWHQLVPDGHXSRIWKHYDOXHLQWKH0HVVDJH'DWDUHJLVWHULQWKHORZHUWZRE\WHVDQG]HURHVLQWKHXSSHUWZRE\WHV,IWKH0XOWLSOH0HVVDJH(QDEOHILHOGELWVRIWKH0HVVDJH&RQWUROUHJLVWHULVQRQ]HURWKHGHYLFHLVSHUPLWWHGWRPRGLI\WKHORZRUGHUELWVRIWKHPHVVDJHGDWDWRJHQHUDWHPXOWLSOHPHVVDJHV)RUH[DPSOHD0XOWLSOH0HVVDJH(QDEOHHQFRGLQJRI³´LQGLFDWHVWKHIXQFWLRQLVSHUPLWWHGWRPRGLI\PHVVDJHGDWDELWVDQGWRJHQHUDWHXSWRIRXUXQLTXHPHVVDJHV,IWKH0XOWLSOH0HVVDJH(QDEOHILHOGLV³´WKHIXQFWLRQLVQRWSHUPLWWHGWRPRGLI\WKHPHVVDJHGDWD+RZDIXQFWLRQXVHVPXOWLSOHPHVVDJHVZKHQDOORFDWHGLVGHYLFHGHSHQGHQW$IXQFWLRQPXVWKDQGOHEHLQJDOORFDWHGOHVVPHVVDJHVWKDQUHTXHVWHG
,IDGHYLFHVLJQDOVWKHVDPHPHVVDJHPDQ\WLPHVRQO\RQHPHVVDJHLVJXDUDQWHHGWREHVHUYLFHG,IDOOPHVVDJHVPXVWEHVHUYLFHGDGHYLFHGULYHUKDQGVKDNHLVUHTXLUHG,QRWKHUZRUGVRQFHDIXQFWLRQVLJQDOV0HVVDJH$LWFDQQRWVLJQDO0HVVDJH$DJDLQXQWLOLWLVH[SOLFLWO\HQDEOHGWRGRVRE\LWVGHYLFHGULYHUSURYLGHGDOOPHVVDJHVPXVWEHVHUYLFHG,IVRPHPHVVDJHVFDQEHORVWDGHYLFHGULYHUKDQGVKDNHLVQRWUHTXLUHG)RUIXQFWLRQVWKDWVXSSRUWPXOWLSOHPHVVDJHVDIXQFWLRQFDQVLJQDOPXOWLSOHXQLTXHPHVVDJHVDQGLVJXDUDQWHHGWKDWHDFKXQLTXHPHVVDJHZLOOEHVHUYLFHG)RUH[DPSOHDGHYLFHFDQVLJQDO0HVVDJH$IROORZHGE\0HVVDJH%ZLWKRXWDQ\GHYLFHGULYHUKDQGVKDNHERWK0HVVDJH$DQG0HVVDJH%ZLOOEHVHUYLFHG
$Q06,LVE\GHILQLWLRQDQRQVKDUHGLQWHUUXSWWKDWHQIRUFHVGDWDFRQVLVWHQF\HQVXUHVWKHLQWHUUXSWVHUYLFHURXWLQHDFFHVVHVWKHPRVWUHFHQWGDWD7KHV\VWHPJXDUDQWHHVWKDWDQ\GDWDZULWWHQE\WKHGHYLFHSULRUWRVHQGLQJWKH06,KDVUHDFKHGLWVILQDOGHVWLQDWLRQEHIRUHWKHLQWHUUXSWVHUYLFHURXWLQHDFFHVVHVWKDWGDWD7KHUHIRUHDGHYLFHGULYHULVQRWUHTXLUHGWRUHDGLWVGHYLFHEHIRUHVHUYLFLQJLWV06,
Revision 2.2
220
6.8.2.1. MSI Transaction Termination
7KHWDUJHWRIDQ06,FDQQRWGLVWLQJXLVKEHWZHHQDQ06,ZULWHWUDQVDFWLRQDQGDQ\RWKHUPHPRU\ZULWHWUDQVDFWLRQ7KHWHUPLQDWLRQUHTXLUHPHQWVIRUDQ06,DUHWKHVDPHDVIRUDQ\RWKHUPHPRU\ZULWHWUDQVDFWLRQH[FHSWDVQRWHGEHORZ
,IWKH06,ZULWHWUDQVDFWLRQLVWHUPLQDWHGZLWKD0DVWHU$ERUWRUD7DUJHW$ERUWWKHPDVWHUWKDWRULJLQDWHGWKH06,ZULWHWUDQVDFWLRQLVUHTXLUHGWRUHSRUWWKHHUURUE\DVVHUWLQJSERR#LIELWLQWKH&RPPDQGUHJLVWHULVVHWDQGWRVHWWKHDSSURSULDWHELWVLQWKH6WDWXVUHJLVWHUUHIHUWR6HFWLRQ7KH06,ZULWHWUDQVDFWLRQLVLJQRUHGE\WKHWDUJHWLILWLVWHUPLQDWHGZLWKD0DVWHU$ERUWRU7DUJHW$ERUW
If the MSI write transaction results in a data parity error, the master that originated theMSI write transaction is required to assert SERR# (if bit 8 in the Command register isset) and to set the appropriated bits in the Status register (refer to Section 3.7.4.).
6.8.2.2. MSI Transaction Reception and Ordering Requirements
$VZLWKDOOPHPRU\ZULWHWUDQVDFWLRQVWKHGHYLFHWKDWLQFOXGHVWKHWDUJHWRIWKHLQWHUUXSWPHVVDJHWKHLQWHUUXSWUHFHLYHULVUHTXLUHGWRFRPSOHWHDOOLQWHUUXSWPHVVDJHWUDQVDFWLRQVDVDWDUJHWZLWKRXWUHTXLULQJRWKHUWUDQVDFWLRQVWRFRPSOHWHILUVWDVDPDVWHU5HIHUWR6HFWLRQ,QJHQHUDOWKLVPHDQVWKDWWKHPHVVDJHUHFHLYHUPXVWFRPSOHWHWKHLQWHUUXSWPHVVDJHWUDQVDFWLRQLQGHSHQGHQWRIZKHQWKH&38VHUYLFHVWKHLQWHUUXSW)RUH[DPSOHHDFKWLPHWKHLQWHUUXSWUHFHLYHUUHFHLYHVDQLQWHUUXSWPHVVDJHLWFRXOGVHWDELWLQDQLQWHUQDOUHJLVWHULQGLFDWLQJWKDWWKLVPHVVDJHKDGEHHQUHFHLYHGDQGWKHQFRPSOHWHWKHWUDQVDFWLRQRQWKHEXV7KHDSSURSULDWHLQWHUUXSWVHUYLFHURXWLQHZRXOGODWHUEHGLVSDWFKHGEHFDXVHWKLVELWZDVVHW7KHPHVVDJHUHFHLYHUZRXOGQRWEHDOORZHGWRGHOD\WKHFRPSOHWLRQRIWKHLQWHUUXSWPHVVDJHRQWKHEXVSHQGLQJDFNQRZOHGJHPHQWIURPWKHSURFHVVRUWKDWWKHLQWHUUXSWZDVEHLQJVHUYLFHG6XFKGHSHQGHQFLHVFDQOHDGWRGHDGORFNZKHQPXOWLSOHGHYLFHVJHQHUDWHLQWHUUXSWPHVVDJHVVLPXOWDQHRXVO\
$OWKRXJKLQWHUUXSWPHVVDJHVUHPDLQVWULFWO\RUGHUHGWKURXJKRXWWKH3&,EXVKLHUDUFK\WKHRUGHURIUHFHLSWRIWKHLQWHUUXSWPHVVDJHVGRHVQRWJXDUDQWHHDQ\RUGHULQZKLFKWKHLQWHUUXSWVZLOOEHVHUYLFHG6LQFHWKHPHVVDJHUHFHLYHUPXVWFRPSOHWHDOOLQWHUUXSWPHVVDJHWUDQVDFWLRQVZLWKRXWUHJDUGWRZKHQWKHLQWHUUXSWZDVDFWXDOO\VHUYLFHGWKHPHVVDJHUHFHLYHUZLOOJHQHUDOO\QRWPDLQWDLQDQ\LQIRUPDWLRQDERXWWKHRUGHULQZKLFKWKHLQWHUUXSWVZHUHUHFHLYHG7KLVLVWUXHERWKRILQWHUUXSWPHVVDJHVUHFHLYHGIURPGLIIHUHQWGHYLFHVDQGPXOWLSOHPHVVDJHVUHFHLYHGIURPWKHVDPHGHYLFH,IDGHYLFHUHTXLUHVRQHLQWHUUXSWPHVVDJHWREHVHUYLFHGEHIRUHDQRWKHUWKHQWKHGHYLFHPXVWQRWVHQGWKHVHFRQGLQWHUUXSWPHVVDJHXQWLOWKHILUVWRQHKDVEHHQVHUYLFHG
Revision 2.2
221
Chapter 766 MHz PCI Specification
7.1. Introduction7KH0+]3&,EXVLVDFRPSDWLEOHVXSHUVHWRI3&,GHILQHGWRRSHUDWHXSWRDPD[LPXPFORFNVSHHGRI0+]7KH0+]3&,EXVLVLQWHQGHGWREHXVHGE\ORZODWHQF\KLJKEDQGZLGWKEULGJHVDQGSHULSKHUDOV6\VWHPVPD\DXJPHQWWKH0+]3&,EXVZLWKDVHSDUDWH0+]3&,EXVWRKDQGOHORZHUVSHHGSHULSKHUDOV
'LIIHUHQFHVEHWZHHQ0+]3&,DQG0+]3&,DUHPLQLPDO%RWKVKDUHWKHVDPHSURWRFROVLJQDOGHILQLWLRQVDQGFRQQHFWRUOD\RXW7RLGHQWLI\0+]3&,GHYLFHVRQHVWDWLFVLJQDOLVDGGHGE\UHGHILQLQJDQH[LVWLQJJURXQGSLQDQGRQHELWLVDGGHGWRWKH&RQILJXUDWLRQ6WDWXVUHJLVWHU%XVGULYHUVIRUWKH0+]3&,EXVPHHWWKHVDPH'&FKDUDFWHULVWLFVDQG$&GULYHSRLQWOLPLWVDV0+]3&,EXVGULYHUVKRZHYHU0+]3&,UHTXLUHVIDVWHUWLPLQJSDUDPHWHUVDQGUHGHILQHGPHDVXUHPHQWFRQGLWLRQV$VDUHVXOW0+]3&,EXVHVPD\VXSSRUWVPDOOHUORDGLQJDQGWUDFHOHQJWKV
$0+]3&,GHYLFHRSHUDWHVDVD0+]3&,GHYLFHZKHQLWLVFRQQHFWHGWRD0+]3&,EXV6LPLODUO\LIDQ\0+]3&,GHYLFHVDUHFRQQHFWHGWRD0+]3&,EXVWKH0+]3&,EXVZLOORSHUDWHDVD0+]3&,EXV
7KHSURJUDPPLQJPRGHOVIRU0+]3&,DQG0+]3&,DUHWKHVDPHLQFOXGLQJFRQILJXUDWLRQKHDGHUVDQGFODVVW\SHV$JHQWVDQGEULGJHVLQFOXGHD0+]3&,VWDWXVELW
7.2. 6FRSH7KLVFKDSWHUGHILQHVDVSHFWVRI0+]3&,WKDWGLIIHUIURPWKRVHGHILQHGHOVHZKHUHLQWKLVGRFXPHQWLQFOXGLQJLQIRUPDWLRQRQGHYLFHDQGEULGJHVXSSRUW7KLVFKDSWHUZLOOQRWUHSHDWLQIRUPDWLRQGHILQHGHOVHZKHUH
Revision 2.2
222
7.3. Device Implementation Considerations
7.3.1. Configuration Space
,GHQWLILFDWLRQRID0+]3&,FRPSOLDQWGHYLFHLVDFFRPSOLVKHGWKURXJKWKHXVHRIWKHUHDGRQO\0+=B&$3$%/(IODJORFDWHGLQELWRIWKH3&,6WDWXVUHJLVWHUVHH)LJXUH,IVHWWKLVELWVLJQLILHVWKDWWKHGHYLFHLVFDSDEOHRIRSHUDWLQJLQ0+]PRGH
7.4. Agent Architecture$0+]3&,DJHQWLVGHILQHGDVD3&,DJHQWFDSDEOHRIVXSSRUWLQJ0+]3&,
$OO0+]3&,DJHQWVPXVWVXSSRUWDUHDGRQO\0+=B&$3$%/(IODJORFDWHGLQELWRIWKH3&,6WDWXVUHJLVWHUIRUWKDWDJHQW,IVHWWKH0+=B&$3$%/(ELWVLJQLILHVWKDWWKHDJHQWFDQRSHUDWHLQ0+]3&,PRGH
7.5. Protocol
7.5.1. 66MHZ_ENABLE (M66EN) Pin Definition
3LQ%RQWKH3&,FRQQHFWRULVGHVLJQDWHGM66EN([SDQVLRQERDUGVDQGEXVVHJPHQWVQRWFDSDEOHRIRSHUDWLRQLQ0+]PRGHPXVWFRQQHFWWKLVSLQWRJURXQG$0+]3&,SODQDUVHJPHQWPXVWSURYLGHDVLQJOHSXOOXSUHVLVWRUWR9FFRQWKHM66ENSLQ5HIHUWR6HFWLRQIRUWKHDSSURSULDWHSXOOXSYDOXHM66ENLVEXVHGWRDOO0+]3&,FRQQHFWRUVDQGSODQDURQO\0+]3&,FRPSRQHQWVWKDWLQFOXGHWKHM66ENSLQ7KH0+]3&,FORFNJHQHUDWLRQFLUFXLWU\PXVWFRQQHFWWRM66ENWRJHQHUDWHWKHDSSURSULDWHFORFNIRUWKHVHJPHQWWR0+]LIM66ENLVDVVHUWHGWR0+]LIM66ENLVGHDVVHUWHG
,ID0+]3&,DJHQWUHTXLUHVFORFNVSHHGLQIRUPDWLRQIRUH[DPSOHIRUD3//E\SDVVLWLVSHUPLWWHGWRXVHM66ENDVDQLQSXW,ID0+]3&,DJHQWFDQUXQZLWKRXWDQ\NQRZOHGJHRIWKHVSHHGLWLVSHUPLWWHGWROHDYHM66ENGLVFRQQHFWHG
50 Configuration software identifies agent capabilities by checking the 66MHZ_CAPABLE bit in the Statusregister. This includes both the primary and secondary Status registers in a PCI-to-PCI bridge. This allowsconfiguration software to detect a 33 MHz PCI agent on a 66 MHz PCI bus or a 66 MHz PCI agent on a33 MHz PCI bus and issue a warning to the user describing the situation.
Revision 2.2
223
7DEOH%XVDQG$JHQW&RPELQDWLRQV
Bus66MHZ_CAPABLE51
Agent66MHZ_CAPABLE Description
0 0 33 MHz PCI agent located on a33 MHz PCI bus
0 1 66 MHz PCI agent located on a33 MHz PCI bus52
1 0 33 MHz PCI agent located on a66 MHz PCI bus52
1 1 66 MHz PCI agent located on a66 MHz PCI bus
7.5.2. Latency
7KH0+]3&,EXVLVLQWHQGHGIRUORZODWHQF\GHYLFHV,WLVUHTXLUHGWKDWWKHWDUJHWLQLWLDOODWHQF\QRWH[FHHGFORFNV
7.6. Electrical Specification
7.6.1. Overview
7KLVFKDSWHUGHILQHVWKHHOHFWULFDOFKDUDFWHULVWLFVDQGFRQVWUDLQWVRI0+]3&,FRPSRQHQWVV\VWHPVDQGH[SDQVLRQERDUGVLQFOXGLQJFRQQHFWRUSLQDVVLJQPHQWV
$OOHOHFWULFDOVSHFLILFDWLRQVIURP&KDSWHURIWKLVGRFXPHQWDSSO\WR0+]3&,H[FHSWZKHUHH[SOLFLWO\VXSHUVHGHG6SHFLILFDOO\
• 7KH0+]3&,EXVXVHVWKH9VLJQDOLQJHQYLURQPHQW
• 7LPLQJSDUDPHWHUVKDYHEHHQVFDOHGWR0+]
• $&WHVWORDGLQJFRQGLWLRQVKDYHEHHQFKDQJHG
51 The bus 66MHZ_CAPABLE status bit is located in a bridge’s Status registers.
52 This condition may cause the configuration software to generate a warning to the user stating that thecard is installed in an inappropriate socket and should be relocated.
Revision 2.2
224
7.6.2. Transition Roadmap to 66 MHz PCI
7KH0+]3&,EXVXWLOL]HVWKH3&,EXVSURWRFRO0+]3&,VLPSO\KDVDKLJKHUPD[LPXPEXVFORFNIUHTXHQF\%RWK0+]DQG0+]GHYLFHVFDQFRH[LVWRQWKHVDPHEXVVHJPHQW,QWKLVFDVHWKHEXVVHJPHQWZLOORSHUDWHDVD0+]VHJPHQW
7RHQVXUHFRPSDWLELOLW\0+]3&,GHYLFHVKDYHWKHVDPH'&VSHFLILFDWLRQVDQG$&GULYHSRLQWOLPLWVDV0+]3&,GHYLFHV+RZHYHU0+]3&,UHTXLUHVPRGLILHGWLPLQJSDUDPHWHUVDVGHVFULEHGLQWKHDQDO\VLVRIWKHWLPLQJEXGJHWVKRZQLQ)LJXUH
Tcyc ≥ Tval + Tprop + Tskew + Tsu
Tval =11 ns Tprop = 10 ns Tskew = 2ns Tsu=7ns
Tval Tprop Tskew Tsu6 ns 5 ns 1 ns 3 ns
Tcyc = 30 ns
Tcyc = 15 ns
33 MHZ
66 MHZ
)LJXUH0+]3&,YV0+]3&,7LPLQJ
6LQFH$&GULYHUHTXLUHPHQWVDUHWKHVDPHIRU0+]3&,DQG0+]3&,LWLVH[SHFWHGWKDW0+]3&,GHYLFHVZLOOIXQFWLRQRQ0+]3&,EXVHV7KHUHIRUH0+]3&,GHYLFHVPXVWPHHWERWK0+]3&,DQG0+]3&,UHTXLUHPHQWV
7.6.3. Signaling Environment
$0+]3&,SODQDUVHJPHQWPXVWXVHWKH3&,9NH\HGFRQQHFWRU7KHUHIRUH0+]3&,SODQDUVHJPHQWVDFFHSWHLWKHU9RU8QLYHUVDOH[SDQVLRQERDUGV9H[SDQVLRQERDUGVDUHQRWVXSSRUWHG
:KLOH0+]3&,EXVGULYHUVDUHGHILQHGE\WKHLU9,FXUYHV0+]3&,RXWSXWEXIIHUVDUHVSHFLILHGLQWHUPVRIWKHLU$&DQG'&GULYHSRLQWVWLPLQJSDUDPHWHUVDQGVOHZUDWH7KHPLQLPXP$&GULYHSRLQWGHILQHVDQDFFHSWDEOHILUVWVWHSYROWDJHDQGPXVWEHUHDFKHGZLWKLQWKHPD[LPXP7YDOWLPH7KHPD[LPXP$&GULYHSRLQWOLPLWVWKHDPRXQWRIRYHUVKRRWDQGXQGHUVKRRWLQWKHV\VWHP7KH'&GULYHSRLQWVSHFLILHVVWHDG\VWDWHFRQGLWLRQV7KHPLQLPXPVOHZUDWHDQGWKHWLPLQJSDUDPHWHUVJXDUDQWHH0+]RSHUDWLRQ7KHPD[LPXPVOHZUDWHPLQLPL]HVV\VWHPQRLVH7KLVPHWKRGRIVSHFLILFDWLRQSURYLGHVDPRUHFRQFLVHGHILQLWLRQIRUWKHRXWSXWEXIIHU
Revision 2.2
225
7.6.3.1. DC Specifications
5HIHUWR6HFWLRQ
7.6.3.2. AC Specifications
7DEOH$&6SHFLILFDWLRQV
Symbol Parameter Condition Min Max Units Notes
AC Drive Points
Ioh(AC,min) Switching CurrentHigh, minimum
Vout = 0.3Vcc -12Vcc - mA 1
Ioh(AC,max) Switching CurrentHigh, maximum
Vout = 0.7Vcc - -32Vcc mA
Iol(AC,min) Switching CurrentLow, minimum
Vout = 0.6Vcc 16Vcc - mA 1
Iol(AC,max) SwitchingCurrent Low,maximum
Vout = 0.18Vcc - 38Vcc mA
DC Drive Points
VOH Output highvoltage
Iout = -0.5 mA 0.9Vcc - V 2
VOL Output lowvoltage
Iout = 1.5 mA - 0.1Vcc V 2
Slew Rate
tr Output rise slewrate
0.3Vcc to 0.6Vcc 1 4 V/ns 3
tf Output fall slewrate
0.6Vcc to 0.3Vcc 1 4 V/ns 3
Clamp Current
Ich High clampcurrent
Vcc + 4 > Vin ≥ Vcc + 1 25 + (Vin - Vcc - 1) / 0.015 - mA
Icl Low clampcurrent
-3 < Vin ≤ -1 -25 + (Vin + 1) / 0.015 - mA
NOTES:1. Switching current characteristics for REQ# and GNT# are permitted to be one half of that specified here; i.e., half
size drivers may be used on these signals. This specification does not apply to CLK and RST# which are systemoutputs. "Switching Current High" specifications are not relevant to SERR#, PME#, INTA#, INTB#, INTC#, andINTD# which are open drain outputs.
2. These DC values are duplicated from Section 4.2.2.1. and are included here for completeness.
3. This parameter is to be interpreted as the cumulative edge rate across the specified range rather than theinstantaneous rate at any point within the transition range. The specified load (see Figure 7-7) is optional. Thedesigner may elect to meet this parameter with an unloaded output per revision 2.0 of the PCI Local BusSpecification. However, adherence to both maximum and minimum parameters is required (the maximum is notsimply a guideline). Rise slew rate does not apply to open drain outputs.
Revision 2.2
226
7.6.3.3. Maximum AC Ratings and Device Protection
5HIHUWR6HFWLRQ
7.6.4. Timing Specification
7.6.4.1. Clock Specification
7KHFORFNZDYHIRUPPXVWEHGHOLYHUHGWRHDFK0+]3&,FRPSRQHQWLQWKHV\VWHP,QWKHFDVHRIH[SDQVLRQERDUGVFRPSOLDQFHZLWKWKHFORFNVSHFLILFDWLRQLVPHDVXUHGDWWKHH[SDQVLRQERDUGFRPSRQHQWQRWDWWKHFRQQHFWRU)LJXUHVKRZVWKHFORFNZDYHIRUPDQGUHTXLUHGPHDVXUHPHQWSRLQWVIRU9VLJQDOLQJHQYLURQPHQWV5HIHUWRLWHPLQ6HFWLRQIRUVSHFLDOFRQVLGHUDWLRQVZKHQXVLQJ3&,WR3&,EULGJHVRQH[SDQVLRQERDUGVRUZKHQH[SDQVLRQERDUGVORWVDUHORFDWHGGRZQVWUHDPRID3&,WR3&,EULGJH7DEOHVXPPDUL]HVWKHFORFNVSHFLILFDWLRQV
T_high
T_low
0.3 Vcc
T_cyc
0.5 Vcc
3.3 volt Clock
0.4 Vcc
0.6 Vcc
0.2 Vcc
0.4 Vcc, p-to-p(minimum)
)LJXUH9&ORFN:DYHIRUP
6SUHDGVSHFWUXPPRGXODWLRQWHFKQLTXHVDUHSHUPLWWHGZLWKLQWKHOLPLWVVSHFLILHGLQ7DEOH
Revision 2.2
227
7DEOH&ORFN6SHFLILFDWLRQV
66 MHz 33 MHz4
Symbol Parameter Min Max Min Max Units Notes
Tcyc CLK Cycle Time 15 30 30 ∞ ns 1,3
Thigh CLK High Time 6 11 ns
Tlow CLK Low Time 6 11 ns
- CLK Slew Rate 1.5 4 1 4 V/ns 2
Spread Spectrum Requirements
fmod modulationfrequency
30 33 - - kHz
fspread frequencyspread
-1 9 %
NOTES:
1. In general, all 66 MHz PCI components must work with any clock frequency up to 66 MHz. CLKrequirements vary depending upon whether the clock frequency is above 33 MHz.
a. Device operational parameters at frequencies at or under 33 MHz will conform to the specifications inChapter 4. The clock frequency may be changed at any time during the operation of the system solong as the clock edges remain "clean" (monotonic) and the minimum cycle and high and low timesare not violated. The clock may only be stopped in a low state. A variance on this specification isallowed for components designed for use on the system planar only. Refer to Section 4.2.3.1. formore information.
b. For clock frequencies between 33 MHz and 66 MHz, the clock frequency may not change exceptwhile RST# is asserted or when spread spectrum clocking (SSC) is used to reduce EMI emissions.
2. Rise and fall times are specified in terms of the edge rate measured in V/ns. This slew rate must be metacross the minimum peak-to-peak portion of the clock waveform as shown in Figure 7-2. Clock slew rateis measured by the slew rate circuit shown in Figure 7-7.
3. The minimum clock period must not be violated for any single clock cycle; i.e., accounting for all systemjitter.
4. These values are duplicated from Section 4.2.3.1. and included here for comparison.
Implementation Note: Spread Spectrum Clocking (SSC)
6SUHDGLQJWKHIUHTXHQF\LVRQO\DOORZHGEHORZWKHPD[LPXPFORFNIUHTXHQF\WKDWLVVSHFLILHGLHWKHPLQLPXPFORFNSHULRGVKRZQLQ7DEOHFDQQRWEHYLRODWHG,QRWKHUZRUGVWKHIUHTXHQF\FKDQJHFDQRQO\RFFXUWRUHGXFHWKHIUHTXHQF\RIWKHFORFNDQGQHYHUWRLQFUHDVHLW:KHQ3//VDUHXVHGWRWUDFNCLKWKH\QHHGWRWUDFNWKH66&PRGXODWLRQTXLFNO\LQRUGHUQRWWRDFFXPXODWHH[FHVVLYHSKDVHGLIIHUHQFHEHWZHHQWKH3//LQSXWDQGRXWSXWFORFNVFRPPRQO\UHIHUUHGWRDV66&WUDFNLQJVNHZ7KHDPRXQWRIWUDFNLQJVNHZGHSHQGVRQWKH3//EDQGZLGWKSKDVHDQJOHDWN+]DQGWKHDPRXQWRIWKHVSUHDG,WLVGHVLUDEOHWRPD[LPL]HEDQGZLGWKDQGRUUHGXFHWKHSKDVHDQJOHLQRUGHUWRPLQLPL]HWKHWUDFNLQJVNHZRWKHUZLVHWKH66&IUHTXHQF\VSUHDGRIWKHV\VWHPPXVWEHUHGXFHGWKHUHE\UHGXFLQJWKH66&(0,UHGXFWLRQFDSDELOLW\
Revision 2.2
228
7.6.4.2. Timing Parameters
7DEOH0+]DQG0+]7LPLQJ3DUDPHWHUV
66 MHz 33 MHz7
Symbol Parameter Min Max Min Max Units Notes
Tval CLK to Signal Valid Delay -bused signals
2 6 2 11 ns 1, 2,3, 8
Tval(ptp) CLK to Signal Valid Delay -point to point signals
2 6 2 12 ns 1, 2,3, 8
Ton Float to Active Delay 2 2 ns 1, 8, 9
Toff Active to Float Delay 14 28 ns 1, 9
Tsu Input Setup Time to CLK -bused signals
3 7 ns 3, 4,10
Tsu(ptp) Input Setup Time to CLK -point to point signals
5 10,12 ns 3, 4
Th Input Hold Time from CLK 0 0 ns 4
Trst Reset Active Time afterpower stable
1 1 ms 5
Trst-clk Reset Active Time after CLKstable
100 100 µs 5
Trst-off Reset Active to output floatdelay
40 40 ns 5, 6
trrsu REQ64# to RST# setup time 10Tcyc 10Tcyc ns
trrh RST# to REQ64# hold time 0 50 0 50 ns
Trhfa RST# high to firstConfiguration access
225 225 clocks
Trhff RST# high to first FRAME#assertion
5 5 clocks
NOTES:
1. See the timing measurement conditions in Figure 7-3. It is important that all driven signal transitions drive to theirVoh or Vol level within one Tcyc.
2. Minimum times are measured at the package pin with the load circuit shown in Figure 7-7. Maximum times aremeasured with the load circuit shown in Figures 7-5 and 7-6.
3. REQ# and GNT# are point-to-point signals and have different input setup times than do bused signals. GNT#and REQ# have a setup of 5 ns at 66 MHz. All other signals are bused.
4. See the timing measurement conditions in Figure 7-4.
5. If M66EN is asserted, CLK is stable when it meets the requirements in Section 7.6.4.1. RST# is asserted anddeasserted asynchronously with respect to CLK. Refer to Section 4.3.2. for more information.
6. All output drivers must be floated when RST# is active. Refer to Section 4.3.2. for more information.
7. These values are duplicated from Section 4.2.3.2. and are included here for comparison.
8. When M66EN is asserted, the minimum specification for Tval(min), Tval(ptp)(min), and Ton may be reduced to1 ns if a mechanism is provided to guarantee a minimum value of 2 ns when M66EN is deasserted.
Revision 2.2
229
9. For purposes of Active/Float timing measurements, the Hi-Z or “off” state is defined to be when the total currentdelivered through the component pin is less than or equal to the leakage current specification.
10. Setup time applies only when the device is not driving the pin. Devices cannot drive and receive signals at thesame time. Refer to Section 3.10., item 9 for additional details.
7.6.4.3. Measurement and Test Conditions
CLK
OUTPUTDELAY
T_val
V_test
V_tfall
V_th
V_tl
T_on
Tri-StateOUTPUT
OUTPUTDELAY
V_trise
T_val
T_off
)LJXUH2XWSXW7LPLQJ0HDVXUHPHQW&RQGLWLRQV
INPUTinputsvalid
V_th
V_tl
T_hT_su
CLK
V_test
V_test
V_test V_max
V_th
V_tl
)LJXUH,QSXW7LPLQJ0HDVXUHPHQW&RQGLWLRQV
Revision 2.2
230
7DEOH0HDVXUHPHQW&RQGLWLRQ3DUDPHWHUV
Symbol 3.3V Signaling Units NotesVth 0.6Vcc V 1
Vtl 0.2Vcc V 1
Vtest 0.4Vcc V
Vtrise 0.285Vcc V 2
Vtfall 0.615Vcc V 2
Vmax 0.4Vcc V 1
Input SignalSlew Rate
1.5 V/ns 3
NOTES:
1. The test for the 3.3V environment is done with 0.1*Vcc of overdrive.Vmax specifies the maximum peak-to-peak waveform allowed formeasuring input timing. Production testing may use different voltagevalues but must correlate results back to these parameters.
2. Vtrise and Vtfall are reference voltages for timing measurements only.Developers of 66 MHz PCI systems need to design buffers that launchenough energy into a 25 Ω transmission line so that correct inputlevels are guaranteed after the first reflection.
3. Outputs will be characterized and measured at the package pin withthe load shown in Figure 7-7. Input signal slew rate will be measuredbetween 0.3Vcc and 0.6Vcc.
25 Ω 10 pF
1/2 in. max.
outputbuffer
pin
)LJXUH7YDOPD[5LVLQJ(GJH
25 Ω10 pF
Vcc
1/2 in. max.
)LJXUH7YDOPD[)DOOLQJ(GJH
Revision 2.2
231
1K Ω10 pF
outputbuffer
pin 1/2 in. max.
Vcc
1K Ω
)LJXUH7YDOPLQDQG6OHZ5DWH
7.6.5. Vendor Provided Specification
5HIHUWR6HFWLRQ
7.6.6. Recommendations
7.6.6.1. Pinout Recommendations
5HIHUWR6HFWLRQ
7KH0+]3&,HOHFWULFDOVSHFLILFDWLRQDQGSK\VLFDOUHTXLUHPHQWVPXVWEHPHWKRZHYHUWKHGHVLJQHULVSHUPLWWHGWRPRGLI\WKHVXJJHVWHGSLQRXWVKRZQLQ)LJXUHDVUHTXLUHG
7.6.6.2. Clocking Recommendations
7KLVVHFWLRQGHVFULEHVDUHFRPPHQGHGPHWKRGIRUURXWLQJWKH0+]3&,FORFNVLJQDO5RXWLQJWKH0+]3&,FORFNDVDSRLQWWRSRLQWVLJQDOIURPLQGLYLGXDOORZVNHZFORFNGULYHUVWRERWKSODQDUDQGH[SDQVLRQERDUGFRPSRQHQWVZLOOJUHDWO\UHGXFHVLJQDOUHIOHFWLRQHIIHFWVDQGRSWLPL]HFORFNVLJQDOLQWHJULW\7KLVLQDGGLWLRQWRREVHUYLQJWKHSK\VLFDOUHTXLUHPHQWVRXWOLQHGLQ6HFWLRQZLOOPLQLPL]HFORFNVNHZ
'HYHORSHUVPXVWSD\FDUHIXODWWHQWLRQWRWKHFORFNWUDFHOHQJWKOLPLWVVWDWHGLQ6HFWLRQDQGWKHYHORFLW\OLPLWVLQ6HFWLRQ)LJXUHLOOXVWUDWHVWKHUHFRPPHQGHGPHWKRGIRUURXWLQJWKH0+]3&,FORFNVLJQDO
Revision 2.2
232
Clock Source
PCI Add-inConnector
Add-in Board
Device C66 MHz
66 MHzDevice B
66 MHz Device A
)LJXUH5HFRPPHQGHG&ORFN5RXWLQJ
7.7. System (Planar) Specification
7.7.1. Clock Uncertainty
7KHPD[LPXPDOORZDEOHFORFNVNHZLQFOXGLQJMLWWHULVQV7KLVVSHFLILFDWLRQDSSOLHVQRWRQO\DWDVLQJOHWKUHVKROGSRLQWEXWDWDOOSRLQWVRQWKHFORFNHGJHWKDWIDOOLQWKHVZLWFKLQJUDQJHGHILQHGLQ7DEOHDQG)LJXUH7KHPD[LPXPVNHZLVPHDVXUHGEHWZHHQDQ\WZRFRPSRQHQWVQRWEHWZHHQFRQQHFWRUV7RFRUUHFWO\HYDOXDWHFORFNVNHZWKHV\VWHPGHVLJQHUPXVWWDNHLQWRDFFRXQWFORFNGLVWULEXWLRQRQWKHH[SDQVLRQERDUGDVVSHFLILHGLQ6HFWLRQ
'HYHORSHUVPXVWSD\FDUHIXODWWHQWLRQWRWKHFORFNWUDFHOHQJWKOLPLWVVWDWHGLQ6HFWLRQDQGWKHYHORFLW\OLPLWVLQ6HFWLRQ
7DEOH&ORFN6NHZ3DUDPHWHUV
Symbol 66 MHz 3.3V Signaling 33 MHz 3.3V Signaling Units
Vtest 0.4Vcc 0.4Vcc V
Tskew 1 (max) 2 (max) ns
53 The system designer must address an additional source of clock skew. This clock skew occurs betweentwo components that have clock input trip points at opposite ends of the Vil - Vih range. In certaincircumstances, this can add to the clock skew measurement as described here. In all cases, total clock skewmust be limited to the specified number.
Revision 2.2
233
CLK(@Device #1)
CLK(@Device #2)
V_testV_ih
T_skew
T_skew
T_skew
V_testV_il
V_il
V_ih
)LJXUH&ORFN6NHZ'LDJUDP
7.7.2. Reset
5HIHUWR6HFWLRQ
7.7.3. Pullups
7KH0+]3&,EXVUHTXLUHVDVLQJOHSXOOXSUHVLVWRUVXSSOLHGE\WKHSODQDURQWKHM66ENSLQ5HIHUWR6HFWLRQIRUWKHUHVLVWRUYDOXH
7.7.4. Power
7.7.4.1. Power Requirements
5HIHUWR6HFWLRQ
7.7.4.2. Sequencing
5HIHUWR6HFWLRQ
7.7.4.3. Decoupling
5HIHUWR6HFWLRQ
7.7.5. System Timing Budget
:KHQFRPSXWLQJDWRWDO0+]3&,ORDGPRGHOGHVLJQHUVPXVWSD\FDUHIXODWWHQWLRQWRPD[LPXPWUDFHOHQJWKDQGORDGLQJRIH[SDQVLRQERDUGV5HIHUWR6HFWLRQ$OVRWKHPD[LPXPSLQFDSDFLWDQFHRIS)PXVWEHDVVXPHGIRUH[SDQVLRQERDUGVZKHUHDVWKHDFWXDOSLQFDSDFLWDQFHPD\EHXVHGIRUSODQDUGHYLFHV
7KHWRWDOFORFNSHULRGFDQEHGLYLGHGLQWRIRXUVHJPHQWV9DOLGRXWSXWGHOD\7YDODQGLQSXWVHWXSWLPHV7VXDUHVSHFLILHGE\WKHFRPSRQHQWVSHFLILFDWLRQ7RWDOFORFNVNHZ7VNHZDQGEXVSURSDJDWLRQWLPHV7SURSDUHV\VWHPSDUDPHWHUV7SURSLVDV\VWHPSDUDPHWHUWKDWLVLQGLUHFWO\VSHFLILHGE\VXEWUDFWLQJWKHRWKHUWLPLQJEXGJHWFRPSRQHQWVIURPWKHF\FOHWLPH7DEOHOLVWVWLPLQJEXGJHWVIRUVHYHUDOEXVIUHTXHQFLHV
Revision 2.2
234
7SURSLVPHDVXUHGDVVKRZQLQ)LJXUH,WEHJLQVDWWKHWLPHWKHVLJQDODWWKHRXWSXWEXIIHUZRXOGKDYHFURVVHGWKHWKUHVKROGSRLQW9WULVHRU9WIDOOKDGWKHRXWSXWEHHQGULYLQJWKHVSHFLILHG7YDOPD[ORDG7KHHQGRI7SURSIRUDQ\SDUWLFXODULQSXWLVGHWHUPLQHGE\RQHRIWKHIROORZLQJWZRPHDVXUHPHQWPHWKRGV7KHPHWKRGWKDWSURGXFHVWKHORQJHUYDOXHIRU7SURSPXVWEHXVHG
0HWKRG7KHHQGRI7SURSLVWKHWLPHZKHQWKHVLJQDODWWKHLQSXWFURVVHV9WHVWIRUWKHODVWWLPH6HH)LJXUHDG
0HWKRG&RQVWUXFWDOLQHZLWKDVORSHHTXDOWRWKH,QSXW6LJQDO6OHZ5DWHVKRZQLQ7DEOHDQGFURVVLQJWKURXJKWKHSRLQWZKHUHWKHVLJQDODWWKHLQSXWFURVVHV9LKKLJKJRLQJRU9LOORZJRLQJIRUWKHODVWWLPH7KHHQGRI7SURSLVWKHWLPHZKHQWKHFRQVWUXFWHGOLQHFURVVHV9WHVW6HH)LJXUHEFHI
Implementation Note: Determining the End of Tprop7KHHQGRI7SURSLVDOZD\VGHWHUPLQHGE\WKHFDOFXODWLRQPHWKRGWKDWSURGXFHVWKHORQJHUYDOXHRI7SURS7KHVKDSHRIWKHZDYHIRUPDWWKHLQSXWEXIIHUZLOOGHWHUPLQHZKLFKPHDVXUHPHQWPHWKRGZLOOSURGXFHWKHORQJHUYDOXH
:KHQWKHVLJQDOULVHVRUIDOOVIURP9WHVWWRWKHODVWFURVVLQJRU9LKKLJKJRLQJRU9LOORZJRLQJIDVWHUWKDQWKH,QSXW6LJQDO6OHZ5DWHVKRZQLQ7DEOH0HWKRGZLOOSURGXFHWKHORQJHUYDOXH6HH)LJXUHDG
:KHQWKHVLJQDOULVHVRUIDOOVIURP9WHVWWRWKHODVWFURVVLQJRU9LKKLJKJRLQJRU9LOORZJRLQJVORZHUWKDQWKH,QSXW6LJQDO6OHZ5DWH0HWKRGZLOOSURGXFHWKHORQJHUYDOXH,QRWKHUZRUGVLIWKHVLJQDOSODWHDXVRUULVHVKLJKJRLQJRUIDOOVORZJRLQJVORZO\DIWHUFURVVLQJ9WHVWRUULQJVEDFNDFURVV9LKKLJKJRLQJRU9LOORZJRLQJVLJQLILFDQWO\DIWHUFURVVLQJ9WHVW0HWKRGZLOOSURGXFHWKHORQJHUYDOXH6HH)LJXUHEFHI
)RUDJLYHQGULYHUORFDWLRQWKHZRUVWFDVHWKDWPXVWEHFRQVLGHUHGZKHQGHWHUPLQLQJWKHYDOXHRI7SURSLVZKHQWKHVLJQDOVHWWOHVDWDOORWKHUGHYLFHVRQWKHEXV7KHYDOXHRI7SURSLVQRWDIIHFWHGE\WKHWLPHWKHVLJQDOVHWWOHVDWWKHGULYHURXWSXWVLQFHGHYLFHVDUHQRWSHUPLWWHGWRGULYHDQGUHFHLYHDVLJQDODWWKHVDPHWLPH5HIHUWR6HFWLRQLWHPIRUDGGLWLRQDOGHWDLOV
Revision 2.2
235
(b)(a)
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
testV
triseV
ihV
thV
testV
triseV
ihV
thV
testV
ilV
tlV
tfallV
DrivingTest Load
DrivingTest Load
DrivingBus
Input SignalSlew RateDriving Bus
DrivingTest Load
DrivingBus
DrivingTest Load
Input SignalSlew Rate
Driving Bus
testV
ilV
tlV
tfallV
DrivingTest Load
Driving Bus
DrivingTest Load
Driving Bus
Input SignalSlew Rate
(f)(e)
0.9Vcc
0.8Vcc
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
(d)(c)
0.9Vcc
0.8Vcc
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
Input SignalSlew Rate
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
0.9Vcc
0.8Vcc
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
0.9Vcc
0.8Vcc
0.7Vcc
0.6Vcc
0.5Vcc
0.4Vcc
0.3Vcc
0.2Vcc
0.1Vcc
0
testV
triseV
ihV
thV
testV
ilV
tlV
tfallV
TpropTprop
Tprop
Tprop
TpropTprop
)LJXUH0HDVXUHPHQWRI7SURS
UHIHUWR7DEOHIRUSDUDPHWHUYDOXHV
Revision 2.2
236
7KHUHOHYDQWWLPLQJEXGJHWFDQEHH[SUHVVHGE\WKHHTXDWLRQ
7F\F≥7YDO7SURS7VX7VNHZ7KHIROORZLQJWDEOHFRPSDUHV3&,WLPLQJEXGJHWVDWYDULRXVVSHHGV
7DEOH7LPLQJ%XGJHWV
Timing Element 33 MHz 66 MHz 50 MHz1 Units Notes
Tcyc 30 15 20 ns
Tval 11 6 6 ns
Tprop 10 5 10 ns 2
Tsu 7 3 3 ns
Tskew 2 1 1 ns 3
NOTES:
1. The 50 MHz example is shown for example purposes only.
2. These times are computed. The other times are fixed. Thus, slowing down the bus clock enables thesystem manufacturer to gain additional distance or add additional loads. The component specificationsare required to guarantee operation at 66 MHz.
3 Clock skew specified here includes all sources of skew. If spread spectrum clocking (SSC) is used on thesystem board, the maximum clock skew at the input of the device on an expansion board includes SSCtracking skew.
7.7.6. Physical Requirements
7.7.6.1. Routing and Layout Recommendations for Four-LayerBoards
5HIHUWR6HFWLRQ
7.7.6.2. Planar Impedance
5HIHUWR6HFWLRQ7LPLQJQXPEHUVDUHFKDQJHGDFFRUGLQJWRWKHWDEOHVLQWKLVFKDSWHU
7.7.7. Connector Pin Assignments
7KHM66ENSLQSLQ%LVWKHRQO\FRQQHFWRUGLIIHUHQFHEHWZHHQEXVVHJPHQWVFDSDEOHRI0+]RSHUDWLRQDQGWKRVHOLPLWHGWR0+]5HIHUWR6HFWLRQIRUSODQDUFRQQHFWRUV7KLVSLQLVDQRUPDOJURXQGSLQLQLPSOHPHQWDWLRQVWKDWDUHQRWFDSDEOHRI0+]RSHUDWLRQ
Revision 2.2
237
,QLPSOHPHQWDWLRQVWKDWDUH0+]FDSDEOHWKHM66ENSLQLVEXVHGEHWZHHQDOOFRQQHFWRUVZLWKLQWKHVLQJOHORJLFDOEXVVHJPHQWWKDWLV0+]FDSDEOHDQGWKLVQHWLVSXOOHGXSZLWKD.ΩUHVLVWRUWR9FF$OVRWKLVQHWLVFRQQHFWHGWRWKHM66ENLQSXWSLQRIFRPSRQHQWVORFDWHGRQWKHVDPHORJLFDOEXVVHJPHQWRIWKHV\VWHPSODQDU7KLVVLJQDOLVVWDWLFWKHUHLVQRVWXEOHQJWKUHVWULFWLRQ
7RFRPSOHWHDQ$&UHWXUQSDWKDµ)FDSDFLWRUPXVWEHORFDWHGZLWKLQLQFKHVRIWKHM66ENSLQRIHDFKVXFKH[SDQVLRQERDUGFRQQHFWRUDQGPXVWGHFRXSOHWKHM66ENVLJQDOWRJURXQG$Q\DWWDFKHGFRPSRQHQWRULQVWDOOHGH[SDQVLRQERDUGWKDWLVQRW0+]FDSDEOHPXVWSXOOWKHM66ENQHWWRWKH9LOLQSXWOHYHO7KHUHPDLQLQJFRPSRQHQWVH[SDQVLRQERDUGVDQGWKHORJLFDOEXVVHJPHQWFORFNUHVRXUFHDUHWKHUHE\VLJQDOHGWRRSHUDWHLQ0+]PRGH
7.8. Expansion Board Specifications7KHM66ENSLQSLQ%LVWKHRQO\FRQQHFWRUGLIIHUHQFHEHWZHHQH[SDQVLRQFDUGVFDSDEOHRI0+]RSHUDWLRQDQGWKRVHOLPLWHGWR0+]5HIHUWR6HFWLRQIRUWKHH[SDQVLRQERDUGHGJHFRQQHFWRU7KHM66ENSLQLVDQRUPDOJURXQGSLQLQLPSOHPHQWDWLRQVWKDWDUHQRWFDSDEOHRI0+]RSHUDWLRQ
,QLPSOHPHQWDWLRQVWKDWDUH0+]FDSDEOHWKHM66ENSLQPXVWEHGHFRXSOHGWRJURXQGZLWKDµ)FDSDFLWRUZKLFKPXVWEHORFDWHGZLWKLQLQFKHVRIWKHHGJHFRQWDFWWRFRPSOHWHDQ$&UHWXUQSDWK,IWKHM66ENSLQLVSXOOHGWRWKH9LOLQSXWOHYHOLWLQGLFDWHVWKDWWKHH[SDQVLRQERDUGPXVWRSHUDWHLQWKH0+]PRGH
54 As a general rule, there will be only one such connector, but more than one are possible in certain cases.
Revision 2.2
238
Revision 2.2
239
Appendix ASpecial Cycle Messages
6SHFLDO&\FOHPHVVDJHHQFRGLQJVDUHGHILQHGLQWKLVDSSHQGL[5HVHUYHGHQFRGLQJVVKRXOGQRWEHXVHG3&,6,*PHPEHUFRPSDQLHVWKDWUHTXLUHVSHFLDOHQFRGLQJVRXWVLGHWKHUDQJHRIFXUUHQWO\GHILQHGHQFRGLQJVVKRXOGVHQGDZULWWHQUHTXHVWWRWKH3&,6,*6WHHULQJ&RPPLWWHH7KH6WHHULQJ&RPPLWWHHZLOODOORFDWHDQGGHILQHVSHFLDOF\FOHHQFRGLQJVEDVHGXSRQLQIRUPDWLRQSURYLGHGE\WKHUHTXHVWHUVSHFLI\LQJXVDJHQHHGVDQGIXWXUHSURGXFWRUDSSOLFDWLRQGLUHFWLRQ
Message Encodings
AD[15::0] 0HVVDJH7\SH
K 6+87'2:1K +$/7K [DUFKLWHFWXUHVSHFLILFK 5HVHUYHGWKURXJK))))K 5HVHUYHG
6+87'2:1LVDEURDGFDVWPHVVDJHLQGLFDWLQJWKHSURFHVVRULVHQWHULQJLQWRDVKXWGRZQPRGH
+$/7LVDEURDGFDVWPHVVDJHIURPWKHSURFHVVRULQGLFDWLQJLWKDVH[HFXWHGDKDOWLQVWUXFWLRQ
7KH[DUFKLWHFWXUHVSHFLILFHQFRGLQJLVDJHQHULFHQFRGLQJIRUXVHE\[SURFHVVRUVDQGFKLSVHWVAD[31::16]GHWHUPLQHWKHVSHFLILFPHDQLQJRIWKH6SHFLDO&\FOHPHVVDJH6SHFLILFPHDQLQJVDUHGHILQHGE\,QWHO&RUSRUDWLRQDQGDUHIRXQGLQSURGXFWVSHFLILFGRFXPHQWDWLRQ
Use of Specific Encodings8VHRUJHQHUDWLRQRIDUFKLWHFWXUHVSHFLILFHQFRGLQJVLVQRWOLPLWHGWRWKHUHTXHVWHURIWKHHQFRGLQJ6SHFLILFHQFRGLQJVPD\EHXVHGE\DQ\YHQGRULQDQ\V\VWHP7KHVHHQFRGLQJVDOORZV\VWHPVSHFLILFFRPPXQLFDWLRQOLQNVEHWZHHQFRRSHUDWLQJ3&,GHYLFHVIRUSXUSRVHVZKLFKFDQQRWEHKDQGOHGZLWKWKHVWDQGDUGGDWDWUDQVIHUF\FOHW\SHV
Revision 2.2
240
Revision 2.2
241
Appendix BState Machines
This appendix describes master and target state machines. These state machines are forillustrative purposes only and are included to help illustrate PCI protocol. Actualimplementations should not directly use these state machines. The machines arebelieved to be correct; however, if a conflict exists between the specification and thestate machines, the specification has precedence.
The state machines use three types of variables: states, PCI signals, and internal signals.They can be distinguished from each other by:
State in a state machine = STATEPCI signal = SIGNALInternal signal = Signal
The state machines assume no delays from entering a state until signals are generatedand available for use in the machine. All PCI signals are latched on the rising edge ofCLK.
The state machines support some options (but not all) discussed in the PCI specification.A discussion about each state and the options illustrated follows the definition of eachstate machine. The target state machine assumes medium decode and, therefore, doesnot describe fast decode. If fast decode is implemented, the state diagrams (and theirassociated equations) will need to be changed to support fast decode. Caution needs tobe taken when supporting fast decode (Refer to Section 3.4.2.).
The bus interface consists of two parts. The first is the bus sequencer that performs theactual bus operation. The second part is the backend or hardware application. In amaster, the backend generates the transaction and provides the address, data, command,Byte Enables, and the length of the transfer. It is also responsible for the address when atransaction is retried. In a target, the backend determines when a transaction isterminated. The sequencer performs the bus operation as requested and guarantees thePCI protocol is not violated. Note that the target implements a resource lock.
The state machine equations assume a logical operation where "*" is an AND functionand has precedence over "+" which is an OR function. Parentheses have precedenceover both. The "!" character is used to indicate the NOT of the variable. In the statemachine equations, the PCI SIGNALs represent the actual state of the signal on the PCIbus. Low true signals will be true or asserted when they appear as !SIGNAL# and willbe false or deasserted when they appear as SIGNAL#. High true signals will be true or
Revision 2.2
242
asserted when they appear as SIGNAL and will be false or deasserted when they appearas !SIGNAL. Internal signals will be true when they appear as Signal and false whenthey appear as !Signal. A few of the output enable equations use the "==" symbol torefer to the previous state. For example:
OE[PAR] == [S_DATA * !TRDY# * (cmd=read)]
This indicates the output buffer for PAR is enabled when the previous state is S_DATA,TRDY# is asserted, the transaction is a read. The first state machine presented is for thetarget, the second is the master. Caution needs to be taken when an agent is both amaster and a target. Each must have its own state machine that can operateindependently of the other to avoid deadlocks. This means that the target state machinecannot be affected by the master state machine. Although they have similar states, theycannot be built into a single machine.
Note: LOCK# can only be implemented by a bridge; refer to Appendix F for detailsabout the use of LOCK#. For a non-bridge device, the use of LOCK# is prohibited.
F R E E L O C K ED
ID LE B _ BU S Y
S _D AT A
TU R N _ AR
B A CK O F F
Target LOCK Machine
TargetSequencer
Machine
IDLE or TURN_AR -- Idle condition or completed transaction on bus.
goto IDLE if FRAME#goto B_BUSY if !FRAME# * !Hit
Revision 2.2
243
B_BUSY -- Not involved in current transaction.
goto B_BUSY if (!FRAME# + !D_done) * !Hitgoto IDLE if FRAME# * D_done + FRAME# * !D_done * !DEVSEL#goto S_DATA if (!FRAME# + !IRDY#) * Hit * (!Term + Term * Ready)
* (FREE + LOCKED * L_lock#)goto BACKOFF *if (!FRAME# + !IRDY#) * Hit
* (Term * !Ready + LOCKED * !L_lock#)
S_DATA -- Agent has accepted request and will respond.
goto S_DATA if !FRAME# * !STOP# * !TRDY# * IRDY#+ !FRAME# * STOP# + FRAME# * TRDY# * STOP#
goto BACKOFF if !FRAME# * !STOP# * (TRDY# + !IRDY#)goto TURN_AR if FRAME# * (!TRDY# + !STOP#)
BACKOFF -- Agent busy unable to respond at this time.
goto BACKOFF if !FRAME#goto TURN_AR if FRAME#
Target LOCK Machine
FREE -- Agent is free to respond to all transactions.
goto LOCKED if !FRAME# * LOCK# * Hit * (IDLE + TURN_AR)+ L_lock# * Hit * B_BUSY)
goto FREE if ELSE
LOCKED -- Agent will not respond unless LOCK# is deasserted during the addressphase.
goto FREE if FRAME# * LOCK#goto LOCKED if ELSE
Target of a transaction is responsible to drive the following signals: 55
OE[AD[31::00]] = (S_DATA + BACKOFF) * Tar_dly * (cmd = read)OE[TRDY#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[STOP#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[DEVSEL#] = BACKOFF + S_DATA + TURN_AR (See note.)
OE[PAR] = OE[AD[31::00]] delayed by one clockOE[PERR#] = R_perr + R_perr (delayed by one clock)
Note: If the device does fast decode, OE[PERR#] must be delayed one clock toavoid contention.
When the target supports the Special Cycle command, an additional term must be included to ensurethese signals are not enabled during a Special Cycle transaction.
Revision 2.2
244
TRDY# = !(Ready * !T_abort * S_DATA * (cmd=write + cmd=read * Tar_dly))STOP# = ![BACKOFF + S_DATA * (T_abort + Term)
* (cmd=write + cmd=read * Tar_dly)]DEVSEL# = ![(BACKOFF + S_DATA) * !T_abort]PAR = even parity across AD[31::00] and C/BE#[3::0] lines.PERR# = R_perr
Definitions
These signals are between the target bus sequencer and the backend. They indicate howthe bus sequencer should respond to the current bus operation.
Hit = Hit on address decode.D_done = Decode done. Device has completed the address decode.T_abort = Target is in an error condition and requires the current transaction to stop.Term = Terminate the transaction. (Internal conflict or > n wait states.)Ready = Ready to transfer data.L_lock# = Latched (during address phase) version of LOCK#.Tar_dly = Turn around delay only required for zero wait state decode.R_perr = Report parity error is a pulse of one PCI clock in duration.Last_target = Device was the target of the last (prior) PCI transaction.
The following paragraphs discuss each state and describe which equations can beremoved if some of the PCI options are not implemented.
The IDLE and TURN_AR are two separate states in the state machine, but are combinedhere because the state transitions are the same from both states. They are implementedas separate states because active signals need to be deasserted before the target tri-statesthem.
If the target cannot do single cycle address decode, the path from IDLE to S_DATA canbe removed. The reason the target requires the path from the TURN_AR state toS_DATA and B_BUSY is for back-to-back bus operations. The target must be able todecode back-to-back transactions.
B_BUSY is a state where the agent waits for the current transaction to complete and thebus to return to the Idle state. B_BUSY is useful for devices that do slow addressdecode or perform subtractive decode. If the target does neither of these two options, thepath to S_DATA and BACKOFF may be removed. The term "!Hit" may be removedfrom the B_BUSY equation also. This reduces the state to waiting for the current bustransaction to complete.
S_DATA is a state where the target transfers data and there are no optional equations.
BACKOFF is where the target goes after it asserts STOP# and waits for the master todeassert FRAME#.
FREE and LOCKED refer to the state of the target with respect to a lock operation. Ifthe target does not implement LOCK#, then these states are not required. FREEindicates when the agent may accept any request when it is the target. If LOCKED, thetarget will retry any request when it is the target unless LOCK# is deasserted during theaddress phase. The agent marks itself locked whenever it is the target of a transactionand LOCK# is deasserted during the address phase. It is a little confusing for the targetto lock itself on a transaction that is not locked. However, from an implementation pointof view, it is a simple mechanism that uses combinatorial logic and always works. Thedevice will unlock itself at the end of the transaction when it detects FRAME# andLOCK# both deasserted.
Revision 2.2
245
The second equation in the goto LOCKED in the FREE state can be removed if fastdecode is done. The first equation can be removed if medium or slow decode is done.L_lock# is LOCK# latched during the address phase and is used when the agent’s decodecompletes.
IDLE
S_TAR
TURN_AR
ADDR
M_DATA
DR_BUS
FREE BUSY
Master LOCK Machine
MasterSequencerMachine
Master Sequencer Machine
IDLE -- Idle condition on bus.
goto ADDR if (Request * !Step) * !GNT# * FRAME# * IRDY#goto DR_BUS if (Request * Step + !Request) * !GNT# * FRAME# * IRDY#
goto IDLE if ELSE
ADDR -- Master starts a transaction.
JRWR0B'$7$ RQWKHQH[WULVLQJHGJHRICLK
Revision 2.2
246
M_DATA -- Master transfers data.
goto M_DATA if !FRAME# + FRAME# * TRDY# * STOP#* !Dev_to
goto ADDR if (Request *!Step) * !GNT# * FRAME# * !TRDY# *STOP# * L-cycle * (Sa +FB2B_Ena)
goto S_TAR if FRAME# * !STOP# + FRAME# * Dev_togoto TURN_AR if ELSE
TURN_AR -- Transaction complete, do housekeeping.
goto ADDR if (Request * !Step) * !GNT#goto DR_BUS if (Request * Step + !Request) * !GNT#goto IDLE if GNT#
S_TAR -- Stop was asserted, do turn around cycle.
goto DR_BUS if !GNT#goto IDLE if GNT#
DR_BUS -- Bus parked at this agent or agent is using address stepping.
goto DR_BUS if (Request * Step + !Request)* !GNT#goto ADDR if (Request * !Step) * !GNT#goto IDLE if GNT#
Master LOCK Machine
FREE -- LOCK# is not in use (not owned).
goto FREE if LOCK# + !LOCK# * Own_lockgoto BUSY if !LOCK# * !Own_lock
BUSY -- LOCK# is currently being used (owned).
goto FREE if LOCK# * FRAME#goto BUSY if !LOCK# + !FRAME#
Revision 2.2
247
The master of the transaction is responsible to drive the following signals:
Enable the output buffers:
OE[FRAME#] = ADDR + M_DATAOE[C/BE#[3::0]] = ADDR + M_DATA + DR_BUS
if ADDR drive commandif M_DATA drive byte enablesif DR_BUS if (Step * Request) drive command else drive lines to a valid state
OE[AD[31::00] = ADDR + M_DATA * (cmd=write) + DR_BUSif ADDR drive addressif M_DATA drive dataif DR_BUS if (Step * Request) drive address else drive lines to a valid state
OE [LOCK#] = Own_lock * M_DATA + OE [LOCK#] * (!FRAME# + !LOCK#)OE[IRDY#] == [M_DATA + ADDR]OE[PAR] = OE[AD[31::00]] delayed by one clockOE[PERR#] = R_perr + R_perr (delayed by one clock)
The following signals are generated from state and sampled (not asynchronous) bussignals.
FRAME# = !( ADDR + M_DATA * !Dev_to * [!Comp * (!To + !GNT#) * STOP#] + !Ready )
IRDY# = ![M_DATA * (Ready + Dev_to)]REQ# = ![(Request * !Lock_a + Request * Lock_a * FREE)
*!(S_TAR * Last State was S_TAR)]
LOCK# = Own_lock * ADDR + Target_abort + Master_abort + M_DATA * !STOP# * TRDY# * !Ldt + Own_lock * !Lock_a * Comp * M_DATA * FRAME# * !TRDY#
PAR = even parity across AD[31::00] and C/BE#[3::0] lines.PERR# = R_perr
Master_abort = (M_DATA * Dev_to)Target_abort = (!STOP# * DEVSEL# * M_DATA * FRAME# * !IRDY#)Own_lock = LOCK# * FRAME# * IRDY# * Request * !GNT# * Lock_a
+ Own_lock * (!FRAME# + !LOCK#)
Revision 2.2
248
Definitions
These signals go between the bus sequencer and the backend. They provide informationto the sequencer when to perform a transaction and provide information to the backendon how the transaction is proceeding. If a cycle is retried, the backend will make thecorrect modification to the affected registers and then indicate to the sequencer toperform another transaction. The bus sequencer does not remember that a transactionwas retried or aborted but takes requests from the backend and performs the PCItransaction.
Master_abort = The transaction was aborted by the master. (No DEVSEL#.)Target_abort = The transaction was aborted by the target.Step = Agent using address stepping (wait in the state until !Step).Request = Request pending.Comp = Current transaction in last data phase.L-cycle = Last cycle was a write.To = Master timeout has expired.Dev_to = Devsel timer has expired without DEVSEL# being asserted.Sa = Next transaction to same agent as previous transaction.Lock_a = Request is a locked operation.Ready = Ready to transfer data.Sp_cyc = Special Cycle command.Own_lock = This agent currently owns LOCK#.Ldt = Data was transferred during a LOCK operation.R_perr = Report parity error is a pulse one PCI clock in duration.FB2B_Ena = Fast Back-to-Back Enable (Configuration register bit).
The master state machine has many options built in that may not be of interest to someimplementations. Each state will be discussed indicating what affect certain optionshave on the equations.
IDLE is where the master waits for a request to do a bus operation. The only option inthis state is the term "Step". It may be removed from the equations if address stepping isnot supported. All paths must be implemented. The path to DR_BUS is required toinsure that the bus is not left floating for long periods. The master whose GNT# isasserted must go to the drive bus if its Request is not asserted.
ADDR has no options and is used to drive the address and command on the bus.
M_DATA is where data is transferred. If the master does not support fast back-to-backtransactions, the path to the ADDR state is not required.
The equations are correct from the protocol point of view. However, compilers maygive errors when they check all possible combinations. For example, because ofprotocol, Comp cannot be asserted when FRAME# is deasserted. Comp indicates themaster is in the last data phase, and FRAME# must be deasserted for this to be true.
TURN_AR is where the master deasserts signals in preparation for tri-stating them. Thepath to ADDR may be removed if the master does not do back-to-back transactions.
S_TAR could be implemented a number of ways. The state was chosen to clarify that"state" needs to be remembered when the target asserts STOP#.
Revision 2.2
249
DR_BUS is used when GNT# has been asserted, and the master either is not prepared tostart a transaction (for address stepping) or has none pending. If address stepping is notimplemented, then the equation in goto DR_BUS that has "Step" may be removed andthe goto ADDR equation may also remove "Step".
If LOCK# is not supported by the master, the FREE and BUSY states may be removed.These states are for the master to know the state of LOCK# when it desires to do alocked transaction. The state machine simply checks for LOCK# being asserted. Onceasserted, it stays BUSY until FRAME# and LOCK# are both deasserted signifying thatLOCK# is now free.
Revision 2.2
250
Revision 2.2
251
Appendix COperating Rules
7KLVDSSHQGL[LVQRWDFRPSOHWHOLVWRIUXOHVRIWKHVSHFLILFDWLRQDQGVKRXOGQRWEHXVHGDVDUHSODFHPHQWIRUWKHVSHFLILFDWLRQ7KLVDSSHQGL[RQO\FRYHUVWKHEDVLFSURWRFRODQGUHTXLUHPHQWVFRQWDLQHGLQ&KDSWHU,WLVPHDQWWREHXVHGDVDQDLGRUTXLFNUHIHUHQFHWRWKHEDVLFUXOHVDQGUHODWLRQVKLSVRIWKHSURWRFRO
When Signals are Stable 7KHIROORZLQJVLJQDOVDUHJXDUDQWHHGWREHVWDEOHRQDOOULVLQJHGJHVRICLK RQFH
UHVHWKDVFRPSOHWHGLOCK# IRDY#TRDY#FRAME#DEVSEL#STOP#REQ#GNT#REQ64#ACK64#SERR#RQIDOOLQJHGJHRQO\DQGPERR#
$GGUHVV'DWDOLQHVDUHJXDUDQWHHGWREHVWDEOHDWWKHVSHFLILHGFORFNHGJHDVIROORZV
D $GGUHVVAD[31::00]DUHVWDEOHUHJDUGOHVVRIZKHWKHUVRPHDUHORJLFDOGRQWFDUHVRQWKHILUVWFORFNWKDWVDPSOHVFRAME#DVVHUWHG
E $GGUHVVAD[63::32]DUHVWDEOHDQGYDOLGGXULQJWKHILUVWFORFNDIWHU REQ64#DVVHUWLRQZKHQELWDGGUHVVLQJLVEHLQJXVHG6$&RUWKHILUVWWZRFORFNVDIWHUREQ64#DVVHUWLRQZKHQELWDGGUHVVLQJLVXVHG'$&:KHQREQ64#LVGHDVVHUWHGAD[63::32]DUHSXOOHGXSE\WKHFHQWUDOUHVRXUFH
F 'DWDAD[31::00]DUHVWDEOHDQGYDOLGUHJDUGOHVVZKLFKE\WHODQHVDUHLQYROYHGLQWKHWUDQVDFWLRQRQUHDGVZKHQTRDY#LVDVVHUWHGDQGRQZULWHVZKHQIRDY#LVDVVHUWHG$WDQ\RWKHUWLPHWKH\PD\EHLQGHWHUPLQDWH7KHADOLQHVFDQQRWFKDQJHXQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHVRQFHIRDY#LVDVVHUWHGRQDZULWHWUDQVDFWLRQRUTRDY#LVDVVHUWHGRQDUHDGWUDQVDFWLRQ
G 'DWDAD[63::32] DUHVWDEOHDQGYDOLGUHJDUGOHVVZKLFKE\WHODQHVDUHLQYROYHGLQWKHWUDQVDFWLRQZKHQACK64#LVDVVHUWHGDQGHLWKHUTRDY#LVDVVHUWHGRQUHDGVRUIRDY#LVDVVHUWHGRQZULWHV$WDQ\RWKHUWLPHWKH\PD\EHLQGHWHUPLQDWH
H 'DWD6SHFLDOF\FOHFRPPDQGAD[31::00]DUHVWDEOHDQGYDOLGUHJDUGOHVVZKLFKE\WHODQHVDUHLQYROYHGLQWKHWUDQVDFWLRQZKHQIRDY#LVDVVHUWHG
I 'RQRWJDWHDV\QFKURQRXVGDWDGLUHFWO\RQWR3&,ZKLOHIRDY#LVDVVHUWHGRQDZULWHWUDQVDFWLRQDQGZKLOHTRDY#LVDVVHUWHGRQDUHDGWUDQVDFWLRQ
Revision 2.2
252
&RPPDQG%\WHHQDEOHVDUHJXDUDQWHHGWREHVWDEOHDWWKHVSHFLILHGFORFNHGJHDVIROORZV
D &RPPDQGC/BE[3::0]# DUHVWDEOHDQGYDOLGWKHILUVWWLPHFRAME# LVVDPSOHGDVVHUWHGDQGFRQWDLQWKHFRPPDQGFRGHVC/BE[7::4]# DUHVWDEOHDQGYDOLGGXULQJWKHILUVWFORFNDIWHU REQ64#DVVHUWLRQZKHQELWDGGUHVVLQJLVEHLQJXVHG6$&DQGDUHUHVHUYHGC/BE[7::4]# DUHVWDEOHDQGYDOLGGXULQJWKHILUVWWZRFORFNVDIWHUREQ64#DVVHUWLRQZKHQELWDGGUHVVLQJLVXVHG'$&DQGFRQWDLQWKHDFWXDOEXVFRPPDQG:KHQREQ64#LVGHDVVHUWHGWKHC/BE[7::4]# DUHSXOOHGXSE\WKHFHQWUDOUHVRXUFH
E %\WH(QDEOHVC/BE[3::0]# DUHVWDEOHDQGYDOLGWKHFORFNIROORZLQJWKHDGGUHVVSKDVHDQGHDFKFRPSOHWHGGDWDSKDVHDQGUHPDLQYDOLGHYHU\FORFNGXULQJWKHHQWLUHGDWDSKDVHUHJDUGOHVVLIZDLWVWDWHVDUHLQVHUWHGDQGLQGLFDWHZKLFKE\WHODQHVFRQWDLQYDOLGGDWDC/BE[7::4]# KDYHWKHVDPHPHDQLQJDVC/BE[3::0]# H[FHSWWKH\FRYHUWKHXSSHUE\WHVZKHQREQ64#LVDVVHUWHG
PARLVVWDEOHDQGYDOLGRQHFORFNIROORZLQJWKHYDOLGWLPHRIAD[31::00]PAR64LVVWDEOHDQGYDOLGRQHFORFNIROORZLQJWKHYDOLGWLPHRIAD[63::32]
IDSELLVRQO\VWDEOHDQGYDOLGWKHILUVWFORFNFRAME#LVDVVHUWHGZKHQWKHDFFHVVLVDFRQILJXUDWLRQFRPPDQGIDSELLVLQGHWHUPLQDWHDWDQ\RWKHUWLPH
RST# INTA#INTB#INTC#DQGINTD#DUHQRWTXDOLILHGRUV\QFKURQRXV
Master Signals $WUDQVDFWLRQVWDUWVZKHQFRAME#LVDVVHUWHGIRUWKHILUVWWLPH
7KHIROORZLQJJRYHUQFRAME#DQGIRDY#LQDOO3&,WUDQVDFWLRQV
D FRAME#DQGLWVFRUUHVSRQGLQJIRDY#GHILQHWKH%XV\,GOHVWDWHRIWKHEXVZKHQHLWKHULVDVVHUWHGWKHEXVLVEXV\ZKHQERWKDUHGHDVVHUWHGWKHEXVLVLQWKH,GOHVWDWH
E 2QFHFRAME#KDVEHHQGHDVVHUWHGLWFDQQRWEHUHDVVHUWHGGXULQJWKHVDPHWUDQVDFWLRQ
F FRAME#FDQQRWEHGHDVVHUWHGXQOHVVIRDY#LVDVVHUWHGIRDY#PXVWDOZD\VEHDVVHUWHGRQWKHILUVWFORFNHGJHWKDWFRAME#LVGHDVVHUWHG
G 2QFHDPDVWHUKDVDVVHUWHGIRDY#LWFDQQRWFKDQJHIRDY#RUFRAME#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV
e. The master must deassert IRDY# the clock after the completion of the last dataphase.
:KHQFRAME#DQGIRDY# DUHGHDVVHUWHGWKHWUDQVDFWLRQKDVHQGHG
:KHQWKHFXUUHQWWUDQVDFWLRQLVWHUPLQDWHGE\WKHWDUJHWSTOP#DVVHUWHGWKHPDVWHUPXVWGHDVVHUWLWVREQ#VLJQDOEHIRUHUHSHDWLQJWKHWUDQVDFWLRQ$GHYLFHFRQWDLQLQJDVLQJOHVRXUFHRIPDVWHUDFWLYLW\PXVWGHDVVHUWREQ#IRUDPLQLPXPRIWZRFORFNVRQHEHLQJZKHQWKHEXVJRHVWRWKH,GOHVWDWHDWWKHHQGRIWKHWUDQVDFWLRQZKHUHSTOP#ZDVDVVHUWHGDQGHLWKHUWKHFORFNEHIRUHRUWKHFORFNDIWHUWKH,GOHVWDWH$GHYLFHFRQWDLQLQJPXOWLSOHVRXUFHVRIPDVWHUDFWLYLW\LVSHUPLWWHGWRDOORZHDFKVRXUFHWRXVHWKHEXVZLWKRXWGHDVVHUWLQJREQ#HYHQLIRQHRUPRUHVRXUFHVDUHWDUJHWWHUPLQDWHG+RZHYHUWKHGHYLFHPXVWGHDVVHUWREQ#IRU
Revision 2.2
253
WZRFORFNVRQHRIZKLFKZKLOHWKHEXVLV,GOHEHIRUHDQ\WUDQVDFWLRQWKDWZDVWDUJHWWHUPLQDWHGFDQEHUHSHDWHG
$PDVWHUWKDWLVWDUJHWWHUPLQDWHGZLWK5HWU\PXVWXQFRQGLWLRQDOO\UHSHDWWKHVDPHUHTXHVWXQWLOLWFRPSOHWHVKRZHYHULWLVQRWUHTXLUHGWRUHSHDWWKHWUDQVDFWLRQZKHQWHUPLQDWHGZLWK'LVFRQQHFW
Target Signals 7KHIROORZLQJJHQHUDOUXOHVJRYHUQFRAME#IRDY#TRDY#DQGSTOP#ZKLOH
WHUPLQDWLQJWUDQVDFWLRQV
D $GDWDSKDVHFRPSOHWHVRQDQ\ULVLQJFORFNHGJHRQZKLFKIRDY#LVDVVHUWHGDQGHLWKHUSTOP#RUTRDY#LVDVVHUWHG
E ,QGHSHQGHQWRIWKHVWDWHRISTOP#DGDWDWUDQVIHUWDNHVSODFHRQHYHU\ULVLQJHGJHRIFORFNZKHUHERWKIRDY#DQGTRDY#DUHDVVHUWHG
F 2QFHWKHWDUJHWDVVHUWVSTOP#LWPXVWNHHSSTOP#DVVHUWHGXQWLOFRAME#LVGHDVVHUWHGZKHUHXSRQLWPXVWGHDVVHUWSTOP#
G 2QFHDWDUJHWKDVDVVHUWHGTRDY#RUSTOP#LWFDQQRWFKDQJHDEVSEL#TRDY#RUSTOP#XQWLOWKHFXUUHQWGDWDSKDVHFRPSOHWHV
H :KHQHYHUSTOP#LVDVVHUWHGWKHPDVWHUPXVWGHDVVHUWFRAME#DVVRRQDVIRDY#FDQEHDVVHUWHG
I ,IQRWDOUHDG\GHDVVHUWHGTRDY#STOP#DQGDEVSEL#PXVWEHGHDVVHUWHGWKHFORFNIROORZLQJWKHFRPSOHWLRQRIWKHODVWGDWDSKDVHDQGPXVWEHWULVWDWHGWKHQH[WFORFN
$QDJHQWFODLPVWREHWKHWDUJHWRIWKHDFFHVVE\DVVHUWLQJDEVSEL#
DEVSEL#PXVWEHDVVHUWHGZLWKRUSULRUWRWKHHGJHDWZKLFKWKHWDUJHWHQDEOHVLWVRXWSXWVTRDY#STOP#RURQDUHDGADOLQHV
2QFHDEVSEL#KDVEHHQDVVHUWHGLWFDQQRWEHGHDVVHUWHGXQWLOWKHODVWGDWDSKDVHKDVFRPSOHWHGH[FHSWWRVLJQDO7DUJHW$ERUW
Data Phases 7KHVRXUFHRIWKHGDWDLVUHTXLUHGWRDVVHUWLWV[RDY#VLJQDOXQFRQGLWLRQDOO\ZKHQ
GDWDLVYDOLGIRDY#RQDZULWHWUDQVDFWLRQTRDY#RQDUHDGWUDQVDFWLRQ
'DWDLVWUDQVIHUUHGEHWZHHQPDVWHUDQGWDUJHWRQHDFKFORFNHGJHIRUZKLFKERWKIRDY#DQGTRDY#DUHDVVHUWHG
/DVWGDWDSKDVHFRPSOHWHVZKHQ
D FRAME#LVGHDVVHUWHGDQGTRDY#LVDVVHUWHGQRUPDOWHUPLQDWLRQRU
E FRAME#LVGHDVVHUWHGDQGSTOP#LVDVVHUWHGWDUJHWWHUPLQDWLRQRU
F FRAME#LVGHDVVHUWHGDQGWKHGHYLFHVHOHFWWLPHUKDVH[SLUHG0DVWHU$ERUWRU
G DEVSEL#LVGHDVVHUWHGDQGSTOP#LVDVVHUWHG7DUJHW$ERUW
Revision 2.2
254
&RPPLWWLQJWRFRPSOHWHDGDWDSKDVHRFFXUVZKHQWKHWDUJHWDVVHUWVHLWKHUTRDY#RUSTOP#7KHWDUJHWFRPPLWVWR
D 7UDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGFRQWLQXHWKHWUDQVDFWLRQLIDEXUVWE\DVVHUWLQJTRDY#DQGQRWDVVHUWLQJSTOP#
E 7UDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQE\DVVHUWLQJERWKTRDY#DQGSTOP#
F 1RWWUDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQE\DVVHUWLQJSTOP#DQGGHDVVHUWLQJTRDY#
G 1RWWUDQVIHUGDWDLQWKHFXUUHQWGDWDSKDVHDQGWHUPLQDWHWKHWUDQVDFWLRQZLWKDQHUURUFRQGLWLRQ7DUJHW$ERUWE\DVVHUWLQJSTOP#DQGGHDVVHUWLQJTRDY#DQGDEVSEL#
7KHWDUJHWKDVQRWFRPPLWWHGWRFRPSOHWHWKHFXUUHQWGDWDSKDVHZKLOHTRDY#DQGSTOP#DUHERWKGHDVVHUWHG7KHWDUJHWLVVLPSO\LQVHUWLQJZDLWVWDWHV
Arbitration 7KHDJHQWLVSHUPLWWHGWRVWDUWDWUDQVDFWLRQRQO\LQWKHIROORZLQJWZRFDVHV
D GNT#LVDVVHUWHGDQGWKHEXVLVLGOHFRAME#DQGIRDY#DUHGHDVVHUWHG
E GNT#LVDVVHUWHGLQWKHODVWGDWDSKDVHRIDWUDQVDFWLRQDQGWKHDJHQWLVVWDUWLQJDQHZWUDQVDFWLRQXVLQJIDVWEDFNWREDFNWLPLQJFRAME#LVGHDVVHUWHGDQGTRDY#RUSTOP#LVDVVHUWHGRUWKHWUDQVDFWLRQWHUPLQDWHVZLWK0DVWHU$ERUW
7KHDUELWHUPD\GHDVVHUWDQDJHQWVGNT#RQDQ\FORFN
2QFHDVVHUWHGGNT#PD\EHGHDVVHUWHGDFFRUGLQJWRWKHIROORZLQJUXOHV
D ,IGNT#LVGHDVVHUWHGDQGFRAME#LVDVVHUWHGRQWKHVDPHFORFNWKHEXVWUDQVDFWLRQLVYDOLGDQGZLOOFRQWLQXH
E 2QHGNT#FDQEHGHDVVHUWHGFRLQFLGHQWZLWKDQRWKHUGNT# EHLQJDVVHUWHGLIWKHEXVLVQRWLQWKH,GOHVWDWH2WKHUZLVHDRQHFORFNGHOD\LVUHTXLUHGEHWZHHQWKHGHDVVHUWLRQRIDGNT#DQGWKHDVVHUWLRQRIWKHQH[WGNT#RUHOVHWKHUHPD\EHFRQWHQWLRQRQWKHADOLQHVDQGPAR
F :KLOHFRAME#LVGHDVVHUWHGGNT#PD\EHGHDVVHUWHGDWDQ\WLPHLQRUGHUWRVHUYLFHDKLJKHUSULRULW\PDVWHURULQUHVSRQVHWRWKHDVVRFLDWHGREQ#EHLQJGHDVVHUWHG
:KHQWKHDUELWHUDVVHUWVDQDJHQWVGNT#DQGWKHEXVLVLQWKH,GOHVWDWHWKDWDJHQWPXVWHQDEOHLWVAD[31::00]C/BE[3::0]#DQGRQHFORFNODWHUPARRXWSXWEXIIHUVZLWKLQHLJKW3&,FORFNVUHTXLUHGZKLOHWZRWKUHHFORFNVLVUHFRPPHQGHG
Latency25. All targets are required to complete the initial data phase of a transaction (read or
write) within 16 clocks from the assertion of FRAME#. Host bus bridges have anexception (refer to Section 3.5.1.1.).
56 Higher priority here does not imply a fixed priority arbitration, but refers to the agent that would winarbitration at a given instant in time.
Revision 2.2
255
26. The target is required to complete a subsequent data phase within eight clocks fromthe completion of the previous data phase.
27. A master is required to assert its IRDY# within eight clocks for any given data phase(initial and subsequent).
Device Selection28. A target must do a full decode before driving/asserting DEVSEL# or any other
target response signal.
29. A target must assert DEVSEL# (claim the transaction) before it is allowed to issueany other target response.
30. In all cases except Target-Abort, once a target asserts DEVSEL# it must notdeassert DEVSEL# until FRAME# is deasserted (IRDY# is asserted) and the lastdata phase has completed.
31. A PCI device is a target of a Type 0 configuration transaction (read or write) only ifits IDSEL is asserted, and AD[1::0] are “00” during the address phase of thecommand.
Parity 3DULW\LVJHQHUDWHGDFFRUGLQJWRWKHIROORZLQJUXOHV
D 3DULW\LVFDOFXODWHGWKHVDPHRQDOO3&,WUDQVDFWLRQVUHJDUGOHVVRIWKHW\SHRUIRUP
E 7KHQXPEHURI³´VRQAD[31::00]C/BE[3::0]#DQGPARHTXDOVDQHYHQQXPEHU
F 7KHQXPEHURI³´VRQAD[63::32]C/BE[7::4]#DQGPAR64HTXDOVDQHYHQQXPEHU
G *HQHUDWLQJSDULW\LVQRWRSWLRQDOLWPXVWEHGRQHE\DOO3&,FRPSOLDQWGHYLFHV
33. Only the master of a corrupted data transfer is allowed to report parity errors tosoftware using mechanisms other than PERR# (i.e., requesting an interrupt orasserting SERR#). In some cases, the master delegates this responsibility to a PCI-to-PCI bridge handling posted memory write data. See the PCI-to-PCI BridgeArchitecture Specification for details.
Revision 2.2
256
Revision 2.2
257
Appendix DClass Codes
7KLVDSSHQGL[GHVFULEHVWKHFXUUHQW&ODVV&RGHHQFRGLQJV7KLVOLVWPD\EHHQKDQFHGDWDQ\WLPH7KH3&,6,*ZHESDJHVFRQWDLQWKHODWHVWYHUVLRQ&RPSDQLHVZLVKLQJWRGHILQHDQHZHQFRGLQJVKRXOGFRQWDFWWKH3&,6,*$OOXQVSHFLILHGYDOXHVDUHUHVHUYHGIRU6,*DVVLJQPHQW
Base Class Meaning
00h Device was built before Class Codedefinitions were finalized
01h Mass storage controller
02h Network controller
03h Display controller
04h Multimedia device
05h Memory controller
06h Bridge device
07h Simple communication controllers
08h Base system peripherals
09h Input devices
0Ah Docking stations
0Bh Processors
0Ch Serial bus controllers
0Dh Wireless controller
0Eh Intelligent I/O controllers
0Fh Satellite communication controllers
10h Encryption/Decryption controllers
11h Data acquisition and signal processingcontrollers
12h - FEh Reserved
FFh Device does not fit in any defined classes
Revision 2.2
258
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGWRSURYLGHEDFNZDUGFRPSDWLELOLW\IRUGHYLFHVWKDWZHUHEXLOWEHIRUHWKH&ODVV&RGHILHOGZDVGHILQHG1RQHZGHYLFHVVKRXOGXVHWKLVYDOXHDQGH[LVWLQJGHYLFHVVKRXOGVZLWFKWRDPRUHDSSURSULDWHYDOXHLISRVVLEOH
)RUFODVVFRGHVZLWKWKLVEDVHFODVVYDOXHWKHUHDUHWZRGHILQHGYDOXHVIRUWKHUHPDLQLQJILHOGVDVVKRZQLQWKHWDEOHEHORZ$OORWKHUYDOXHVDUHUHVHUYHG
Base Class Sub-Class Interface Meaning
00h00h 00h All currently implemented devices
except VGA-compatible devices01h 00h VGA-compatible device
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIPDVVVWRUDJHFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KH,'(FRQWUROOHUFODVVLVWKHRQO\RQHWKDWKDVDVSHFLILFUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHGHILQHG
Base Class Sub-Class Interface Meaning00h 00h SCSI bus controller01h xxh IDE controller (see below)
01h 02h 00h Floppy disk controller03h 00h IPI bus controller04h 00h RAID controller80h 00h Other mass storage controller
)LJXUH'3URJUDPPLQJ,QWHUIDFH%\WH/D\RXWIRU,'(&RQWUROOHU&ODVV&RGH
7KH3&,6,*GRFXPHQW3&,,'(&RQWUROOHU6SHFLILFDWLRQFRPSOHWHO\GHVFULEHVWKHOD\RXWDQGPHDQLQJRIELWVWKURXJKLQWKH3URJUDPPLQJ,QWHUIDFHE\WH7KHGRFXPHQW%XV0DVWHU3URJUDPPLQJ,QWHUIDFHIRU,'($7$&RQWUROOHUVGHVFULEHVWKHPHDQLQJRIELWLQWKH3URJUDPPLQJ,QWHUIDFHE\WH7KLVGRFXPHQWFDQEHREWDLQHGYLD)$;E\FDOOLQJDQGUHTXHVWLQJGRFXPHQW
Revision 2.2
259
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIQHWZRUNFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h Ethernet controller
02h 01h 00h Token Ring controller02h 00h FDDI controller03h 00h ATM controller04h 00h ISDN controller80h 00h Other network controller
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIGLVSOD\FRQWUROOHUV)RU9*$GHYLFHV6XE&ODVVKWKHSURJUDPPLQJLQWHUIDFHE\WHLVGLYLGHGLQWRDELWILHOGWKDWLGHQWLILHVDGGLWLRQDOYLGHRFRQWUROOHUFRPSDWLELOLWLHV$GHYLFHFDQVXSSRUWPXOWLSOHLQWHUIDFHVE\XVLQJWKHELWPDSWRLQGLFDWHZKLFKLQWHUIDFHVDUHVXSSRUWHG)RUWKH;*$GHYLFHV6XE&ODVVKRQO\WKHVWDQGDUG;*$LQWHUIDFHLVGHILQHG6XE&ODVVKLVIRUFRQWUROOHUVWKDWKDYHKDUGZDUHVXSSRUWIRU'RSHUDWLRQVDQGDUHQRW9*$FRPSDWLEOH
Base Class Sub-Class Interface Meaning00000000b VGA-compatible controller. Memory
addresses 0A0000h through0BFFFFh. I/O addresses 3B0h to3BBh and 3C0h to 3DFh and allaliases of these addresses.
03h 00h 00000001b 8514-compatible controller -- 2E8hand its aliases, 2EAh-2EFh
01h 00h XGA controller02h 00h 3D controller80h 00h Other display controller
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIPXOWLPHGLDGHYLFHV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h Video device01h 00h Audio device
04h 02h 00h Computer telephony device80h 00h Other multimedia device
Revision 2.2
260
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIPHPRU\FRQWUROOHUVUHIHUWR6HFWLRQ6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h RAM
05h 01h 00h Flash80h 00h Other memory controller
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIEULGJHGHYLFHV$3&,EULGJHLVDQ\3&,GHYLFHWKDWPDSV3&,UHVRXUFHVPHPRU\RU,2IURPRQHVLGHRIWKHGHYLFHWRWKHRWKHU6HYHUDOVXEFODVVYDOXHVDUHGHILQHG
Base Class Sub-Class Interface Meaning00h 00h Host bridge01h 00h ISA bridge02h 00h EISA bridge
06h 03h 00h MCA bridge00h PCI-to-PCI bridge
04h 01h Subtractive Decode PCI-to-PCIbridge. This interface code identifiesthe PCI-to-PCI bridge as a device thatsupports subtractive decoding inaddition to all the currently definedfunctions of a PCI-to-PCI bridge.
05h 00h PCMCIA bridge06h 00h NuBus bridge07h 00h CardBus bridge08h xxh RACEway bridge (see below)80h 00h Other bridge device
5$&(ZD\LVDQ$16,VWDQGDUG$16,9,7$VZLWFKLQJIDEULF)RUWKH3URJUDPPLQJ,QWHUIDFHELWV>@DUHUHVHUYHGUHDGRQO\DQGUHWXUQ]HURV%LWGHILQHVWKHRSHUDWLRQPRGHDQGLVUHDGRQO\
7UDQVSDUHQWPRGH
(QGSRLQWPRGH
Revision 2.2
261
Base Class 07h
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIVLPSOHFRPPXQLFDWLRQVFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHGVRPHRIWKHVHKDYLQJVSHFLILFZHOONQRZQUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHV
Base Class Sub-Class Interface Meaning00h Generic XT-compatible serial
controller00h 01h 16450-compatible serial controller
02h 16550-compatible serial controller03h 16650-compatible serial controller04h 16750-compatible serial controller05h 16850-compatible serial controller06h 16950-compatible serial controller00h Parallel port01h Bi-directional parallel port
01h 02h ECP 1.X compliant parallel port03h IEEE1284 controllerFEh IEEE1284 target device (not a
controller)07h 02h 00h Multiport serial controller
00h Generic modem01h Hayes compatible modem, 16450-
compatible interface (see below)03h 02h Hayes compatible modem, 16550-
compatible interface (see below)03h Hayes compatible modem, 16650-
compatible interface (see below)04h Hayes compatible modem, 16750-
compatible interface (see below)80h 00h Other communications device
)RU+D\HVFRPSDWLEOHPRGHPVWKHILUVWEDVHDGGUHVVUHJLVWHUDWRIIVHWKPDSVWKHDSSURSULDWHFRPSDWLEOHLHHWFUHJLVWHUVHWIRUWKHVHULDOFRQWUROOHUDWWKHEHJLQQLQJRIWKHPDSSHGVSDFH1RWHWKDWWKHVHUHJLVWHUVFDQEHHLWKHUPHPRU\RU,2PDSSHGGHSHQGLQJZKDWNLQGRI%$5LVXVHG
Revision 2.2
262
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIJHQHULFV\VWHPSHULSKHUDOV6HYHUDOVXEFODVVYDOXHVDUHGHILQHGPRVWRIWKHVHKDYLQJDVSHFLILFZHOONQRZQUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFH
Base Class Sub-Class Interface Meaning00h Generic 8259 PIC01h ISA PIC02h EISA PIC
00h 10h I/O APIC interrupt controller (seebelow)
20h I/O(x) APIC interrupt controller00h Generic 8237 DMA controller
01h 01h ISA DMA controller08h 02h EISA DMA controller
00h Generic 8254 system timer02h 01h ISA system timer.
02h EISA system timers (two timers)03h 00h Generic RTC controller
01h ISA RTC controller04h 00h Generic PCI Hot-Plug controller80h 00h Other system peripheral
)RU,2$3,&,QWHUUXSW&RQWUROOHUWKH%DVH$GGUHVV5HJLVWHUDWRIIVHW[LVXVHGWRUHTXHVWDPLQLPXPRIE\WHVRIQRQSUHIHWFKDEOHPHPRU\7ZRUHJLVWHUVZLWKLQWKDWVSDFHDUHORFDWHGDW%DVH[,26HOHFW5HJLVWHUDQG%DVH[,2:LQGRZ5HJLVWHU)RUDIXOOGHVFULSWLRQRIWKHXVHRIWKHVHUHJLVWHUVUHIHUWRWKHGDWDVKHHWIRUWKH,QWHO(%LQWKH3&,VHW(,6$%ULGJH'DWDERRN
Revision 2.2
263
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRILQSXWGHYLFHV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG$UHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHLVGHILQHGIRUJDPHSRUWFRQWUROOHUV
Base Class Sub-Class Interface Meaning00h 00h Keyboard controller01h 00h Digitizer (pen)02h 00h Mouse controller
09h 03h 00h Scanner controller04h 00h Gameport controller (generic)
10h Gameport controller (see below)80h 00h Other input controller
$JDPHSRUWFRQWUROOHUZLWKD3URJUDPPLQJ,QWHUIDFH KLQGLFDWHVWKDWDQ\%DVH$GGUHVVUHJLVWHUVLQWKLVIXQFWLRQWKDWUHTXHVWDVVLJQ,2DGGUHVVVSDFHWKHUHJLVWHUVLQWKDW,2VSDFHFRQIRUPWRWKHVWDQGDUGµOHJDF\¶JDPHSRUWV7KHE\WHDWRIIVHWKLQDQ,2UHJLRQEHKDYHVDVDOHJDF\JDPHSRUWLQWHUIDFHZKHUHUHDGVWRWKHE\WHUHWXUQMR\VWLFNJDPHSDGLQIRUPDWLRQDQGZULWHVWRWKHE\WHVWDUWWKH5&WLPHU7KHE\WHDWRIIVHWKLVDQDOLDVRIWKHE\WHDWRIIVHWK$OORWKHUE\WHVLQDQ,2UHJLRQDUHXQVSHFLILHGDQGFDQEHXVHGLQYHQGRUXQLTXHZD\V
%DVH&ODVV$K
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIGRFNLQJVWDWLRQV1RVSHFLILFUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVDUHGHILQHG
Base Class Sub-Class Interface Meaning0Ah 00h 00h Generic docking station
80h 00h Other type of docking station
%DVH&ODVV%K
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRISURFHVVRUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHGFRUUHVSRQGLQJWRGLIIHUHQWSURFHVVRUW\SHVRULQVWUXFWLRQVHWV7KHUHDUHQRVSHFLILFUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h 38601h 00h 486
0Bh 02h 00h Pentium10h 00h Alpha20h 00h PowerPC30h 00h MIPS40h 00h Co-processor
Revision 2.2
264
%DVH&ODVV&K
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIVHULDOEXVFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHVSHFLILFUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHGIRU8QLYHUVDO6HULDO%XVFRQWUROOHUVDQG,(((FRQWUROOHUV
Base Class Sub-Class Interface Meaning00 00h IEEE 1394 (FireWire)
10h IEEE 1394 following the 1394OpenHCI specification
01h 00h ACCESS.bus02h 00h SSA
00h Universal Serial Bus (USB) followingthe Universal Host ControllerSpecification
0Ch 03h 10h Universal Serial Bus (USB) followingthe Open Host Controller Specification
80h Universal Serial Bus with no specificprogramming interface
FEh USB device (not host controller)04h 00h Fibre Channel05h 00h SMBus (System Management Bus)
%DVH&ODVV'K
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIZLUHOHVVFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRVSHFLILFUHJLVWHUOHYHOSURJUDPPLQJLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00 00h iRDA compatible controller
0Dh 01h 00h Consumer IR controller10h 00h RF controller80h 00h Other type of wireless controller
%DVH&ODVV(K
7KLVEDVHFODVVLVGHILQHGIRULQWHOOLJHQW,2FRQWUROOHUV7KHSULPDU\FKDUDFWHULVWLFRIWKLVEDVHFODVVLVWKDWWKH,2IXQFWLRQSURYLGHGIROORZVVRPHVRUWRIJHQHULFGHILQLWLRQIRUDQ,2FRQWUROOHU
Base Class Sub-Class Interface Meaning0Eh 00 xxh Intelligent I/O (I2O) Architecture
Specification 1.000h Message FIFO at offset 040h
7KHVSHFLILFDWLRQIRU,QWHOOLJHQW,2$UFKLWHFWXUH,2FDQEHGRZQORDGHGIURP
IWSLQWHOFRPSXE,$/LR
Revision 2.2
265
%DVH&ODVV)K
7KLVEDVHFODVVLVGHILQHGIRUVDWHOOLWHFRPPXQLFDWLRQFRQWUROOHUV&RQWUROOHUVRIWKLVW\SHDUHXVHGWRFRPPXQLFDWHZLWKVDWHOOLWHV
Base Class Sub-Class Interface Meaning01h 00h TV
0Fh 02h 00h Audio03h 00h Voice04h 00h Data
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIHQFU\SWLRQDQGGHFU\SWLRQFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRUHJLVWHUOHYHOLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h 1HWZRUNDQGFRPSXWLQJHQGHFU\SWLRQ
10h 10h 00h (QWHUWDLQPHQWHQGHFU\SWLRQ80h 00h Other en/decryption
%DVH&ODVVK
7KLVEDVHFODVVLVGHILQHGIRUDOOW\SHVRIGDWDDFTXLVLWLRQDQGVLJQDOSURFHVVLQJFRQWUROOHUV6HYHUDOVXEFODVVYDOXHVDUHGHILQHG7KHUHDUHQRUHJLVWHUOHYHOLQWHUIDFHVGHILQHG
Base Class Sub-Class Interface Meaning00h 00h '3,2PRGXOHV
11h 80h 00h 2WKHUGDWDDFTXLVLWLRQVLJQDOSURFHVVLQJFRQWUROOHUV
Revision 2.2
266
Revision 2.2
267
Appendix ESystem Transaction Ordering
Many programming tasks, especially those controlling intelligent peripheral devicescommon in PCI systems, require specific events to occur in a specific order. If theevents generated by the program do not occur in the hardware in the order intended bythe software, a peripheral device may behave in a totally unexpected way. PCItransaction ordering rules are written to give hardware the flexibility to optimizeperformance by rearranging certain events that do not affect device operation, yet strictlyenforce the order of events that do affect device operation.
One performance optimization that PCI systems are allowed to do is the posting ofmemory write transactions. Posting means the transaction is captured by an intermediateagent; e.g., a bridge from one bus to another, so that the transaction completes at thesource before it actually completes at the intended destination. This allows the source toproceed with the next operation while the transaction is still making its way through thesystem to its ultimate destination.
While posting improves system performance, it complicates event ordering. Since thesource of a write transaction proceeds before the write actually reaches its destination,other events that the programmer intended to happen after the write may happen beforethe write. Many of the PCI ordering rules focus on posting buffers requiring them to beflushed to keep this situation from causing problems.
If the buffer flushing rules are not written carefully, however, deadlock can occur. Therest of the PCI transaction ordering rules prevent the system buses from deadlockingwhen posting buffers must be flushed.
Simple devices do not post outbound transactions. Therefore, their requirements aremuch simpler than those presented here for bridges. Refer to Section 3.2.5.1. for therequirements for simple devices.
The focus of the remainder of this appendix is on a PCI-to-PCI bridge. This allows thesame terminology to be used to describe a transaction initiated on either interface and iseasier to understand. To apply these rules to other bridges, replace a PCI transactiontype with its equivalent transaction type of the host bus (or other specific bus). Whilethe discussion focuses on a PCI-to-PCI bridge, the concepts can be applied to all bridges.
Revision 2.2
268
The ordering rules for a specific implementation may vary. This appendix covers therules for all accesses traversing a bridge assuming that the bridge can handle multipletransactions at the same time in each direction. Simpler implementations are possiblebut are not discussed here.
E.1 Producer - Consumer Ordering Model
The Producer - Consumer model for data movement between two masters is an exampleof a system that would require this kind of ordering. In this model, one agent, theProducer, produces or creates the data and another agent, the Consumer, consumes oruses the data. The Producer and Consumer communicate between each other via a flagand a status element. The Producer sets the flag when all the data has been written andthen waits for a completion status code. The Consumer waits until it finds the flag set,then it resets the flag, consumes the data, and writes the completion status code. Whenthe Producer finds the completion status code, it clears it and the sequence repeats.Obviously, the order in which the flag and data are written is important. If some of theProducer’s data writes were posted, then without buffer-flushing rules it might bepossible for the Consumer to see the flag set before the data writes had completed. ThePCI ordering rules are written such that no matter which writes are posted, the Consumercan never see the flag set and read the data until the data writes are finished. Thisspecification refers to this condition as “having a consistent view of data.” Notice that ifthe Consumer were to pass information back to the Producer in addition to the statuscode, the order of writing this additional information and the status code becomesimportant, just as it was for the data and flag.
In practice, the flag might be a doorbell register in a device or it might be a main-memory pointer to data located somewhere else in memory. And the Consumer mightsignal the Producer using an interrupt or another doorbell register, rather than having theProducer poll the status element. But in all cases, the basic need remains the same; theProducer’s writes to the data area must complete before the Consumer observes that theflag has been set and reads the data.
This model allows the data, the flag, the status element, the Producer, and the Consumerto reside anywhere in the system. Each of these can reside on different buses and theordering rules maintain a consistent view of the data. For example, in Figure E-1, theagent producing the data, the flag, and the status element reside on Bus 1, while theactual data and the Consumer of the data both reside on Bus 0. The Producer writes thelast data and the PCI-to-PCI bridge between Bus 0 and 1 completes the access by postingthe data. The Producer of the data then writes the flag changing its status to indicate thatthe data is now valid for the Consumer to use. In this case, the flag has been set beforethe final datum has actually been written (to the final destination). PCI ordering rulesrequire that when the Consumer of the data reads the flag (to determine if the data isvalid), the read will cause the PCI-to-PCI bridge to flush the posted write data to thefinal destination before completing the read. When the Consumer determines the data isvalid by checking the flag, the data is actually at the final destination.
Revision 2.2
269
PCI-PCIBridge
Producer Flag
PCI Bus 1
PCI Bus 0
Consumer Data
Status
)LJXUH(([DPSOH3URGXFHU&RQVXPHU0RGHO
The ordering rules lead to the same results regardless of where the Producer, theConsumer, the data, the flag, and the status element actually reside. The data is alwaysat the final destination before the Consumer can read the flag. This is true even when allfive reside on different bus segments of the system. In one configuration, the data willbe forced to the final destination when the Consumer reads the flag. In anotherconfiguration, the read of the flag occurs without forcing the data to its final destination;however, the read request of the actual data pushes the final datum to the finaldestination before completing the read.
A system may have multiple Producer-Consumer pairs operating simultaneously, withdifferent data - flag-status sets located all around the system. But since only oneProducer can write to a single data-flag set, there are no ordering requirements betweendifferent masters. Writes from one master on one bus may occur in one order on onebus, with respect to another master’s writes, and occur in another order on another bus.In this case, the rules allow for some writes to be rearranged; for example, an agent onBus 1 may see Transaction A from a master on Bus 1 complete first, followed byTransaction B from another master on Bus 0. An agent on Bus 0 may see Transaction Bcomplete first followed by Transaction A. Even though the actual transactions completein a different order, this causes no problem since the different masters must beaddressing different data-flag sets.
E.2. Summary of PCI Ordering Requirements
Following is a summary of the general PCI ordering requirements presented inSection 3.2.5. These requirements apply to all PCI transactions, whether they are usingDelayed Transactions or not.
General Requirements
1. The order of a transaction is determined when it completes. Transactions terminatedwith Retry are only requests and can be handled by the system in any order.
Revision 2.2
270
2. Memory writes can be posted in both directions in a bridge. I/O and Configurationwrites are not posted. (I/O writes can be posted in the Host Bridge, but somerestrictions apply.) Read transactions (Memory, I/O, or Configuration) are notposted.
3. Posted memory writes moving in the same direction through a bridge will completeon the destination bus in the same order they complete on the originating bus.
4. Write transactions crossing a bridge in opposite directions have no orderingrelationship.
5. A read transaction must push ahead of it through the bridge any posted writesoriginating on the same side of the bridge and posted before the read. Before theread transaction can complete on its originating bus, it must pull out of the bridgeany posted writes that originated on the opposite side and were posted before theread command completes on the read-destination bus.
6. A bridge can never make the acceptance (posting) of a memory write transaction as atarget contingent on the prior completion of a non-locked transaction as a master onthe same bus. Otherwise, a deadlock may occur. Bridges are allowed to refuse toaccept a memory write for temporary conditions which are guaranteed to be resolvedwith time. A bridge can make the acceptance of a memory write transaction as atarget contingent on the prior completion of locked transaction as a master only ifthe bridge has already established a locked operation with its intended target.
The following is a summary of the PCI ordering requirements specific to DelayedTransactions, presented in Section 3.3.3.3.
Delayed Transaction Requirements
1. A target that uses Delayed Transactions may be designed to have any number ofDelayed Transactions outstanding at one time.
2. Only non-posted transactions can be handled as Delayed Transactions.
3. A master must repeat any transaction terminated with Retry since the target may beusing a Delayed Transaction.
4. Once a Delayed Request has been attempted on the destination bus, it must continueto be repeated until it completes on the destination bus. Before it is attempted on thedestination bus, it is only a request and may be discarded at any time.
5. A Delayed Completion can only be discarded when it is a read from a prefetchableregion, or if the master has not repeated the transaction in 2 15 clocks.
6. A target must accept all memory writes addressed to it, even while completing arequest using Delayed Transaction termination.
7. Delayed Requests and Delayed Completions are not required to be kept in theiroriginal order with respect to themselves or each other.
8. Only a Delayed Write Completion can pass a Posted Memory Write. A PostedMemory Write must be given an opportunity to pass everything except anotherPosted Memory Write.
Revision 2.2
271
9. A single master may have any number of outstanding requests terminated withRetry. However, if a master requires one transaction to be completed before another,it cannot attempt the second one on PCI until the first one has completed.
E.3. Ordering of Requests
A transaction is considered to be a request when it is presented on the bus. When thetransaction is terminated with Retry, it is still considered a request. A transactionbecomes complete or a completion when data actually transfers (or is terminated withMaster-Abort or Target-Abort). The following discussion will refer to transactions asbeing a request or completion depending on the success of the transaction.
A transaction that is terminated with Retry has no ordering relationship with any otheraccess. Ordering of accesses is only determined when an access completes (transfersdata). For example, four masters A, B, C, and D reside on the same bus segment and alldesire to generate an access on the bus. For this example, each agent can only request asingle transaction at a time and will not request another until the current accesscompletes. The order in which transactions complete are based on the algorithm of thearbiter and the response of the target, not the order in which each agent’s REQ# signalwas asserted. Assuming that some requests are terminated with Retry, the order inwhich they complete is independent of the order they were first requested. By changingthe arbiter’s algorithm, the completion of the transactions can be any sequence (i.e., A,B, C, and then D or B, D, C, and then A, and so on). Because the arbiter can change theorder in which transactions are requested on the bus, and, therefore, the completion ofsuch transactions, the system is allowed to complete them in any order it desires. Thismeans that a request from any agent has no relationship with a request from any otheragent. The only exception to this rule is when LOCK# is used, which is described later.
Take the same four masters (A, B, C, and D) used in the previous paragraph andintegrate them onto a single piece of silicon (a multi-function device). For a multi-function device, the four masters operate independent of each other, and each functiononly presents a single request on the bus for this discussion. The order their requestscomplete is the same as if they where separate agents and not a multi-function device,which is based on the arbitration algorithm. Therefore, multiple requests from a singleagent may complete in any order, since they have no relationship to each other.
Another device, not a multi-function device, has multiple internal resources that cangenerate transactions on the bus. If these different sources have some orderingrelationship, then the device must ensure that only a single request is presented on thebus at any one time. The agent must not attempt a subsequent transaction until theprevious transaction completes. For example, a device has two transactions to completeon the bus, Transaction A and Transaction B and A must complete before B to preserveinternal ordering requirements. In this case, the master cannot attempt B until A hascompleted.
The following example would produce inconsistent results if it were allowed to occur.Transaction A is to a flag that covers data, and Transaction B accesses the actual datacovered by the flag. Transaction A is terminated with Retry, because the addressedtarget is currently busy or resides behind a bridge. Transaction B is to a target that isready and will complete the request immediately. Consider what happens when these
Revision 2.2
272
two transactions are allowed to complete in the wrong order. If the master allowsTransaction B to be presented on the bus after Transaction A was terminated with Retry,Transaction B can complete before Transaction A. In this case, the data may be accessedbefore it is actually valid. The responsibility to prevent this from occurring rests withthe master, which must block Transaction B from being attempted on the bus untilTransaction A completes. A master presenting multiple transactions on the bus mustensure that subsequent requests (that have some relationship to a previous request) arenot presented on the bus until the previous request has completed. The system isallowed to complete multiple requests from the same agent in any order. When a masterallows multiple requests to be presented on the bus without completing, it must repeateach request independent of how any of the other requests complete.
E.4. Ordering of Delayed Transactions
A Delayed Transaction progresses to completion in three phases:
1. Request by the master
2. Completion of the request by the target
3. Completion of the transaction by the master
During the first phase, the master generates a transaction on the bus, the target decodesthe access, latches the information required to complete the access, and terminates therequest with Retry. The latched request information is referred to as a Delayed Request.During the second phase, the target independently completes the request on thedestination bus using the latched information from the Delayed Request. The result ofcompleting the Delayed Request on the destination bus produces a Delayed Completion,which consists of the latched information of the Delayed Request and the completionstatus (and data if a read request). During the third phase, the master successfully re-arbitrates for the bus and reissues the original request. The target decodes the requestand gives the master the completion status (and data if a read request). At this point, theDelayed Completion is retired and the transaction has completed.
The number of simultaneous Delayed Transactions a bridge is capable of handling islimited by the implementation and not by the architecture. Table E-1 represents theordering rules when a bridge in the system is capable of allowing multiple transactions toproceed in each direction at the same time. Each column of the table represents anaccess that was accepted by the bridge earlier, while each row represents a transactionjust accepted. The contents of the box indicate what ordering relationship the secondtransaction must have to the first.
PMW - Posted Memory Write is a transaction that has completed on the originating busbefore completing on the destination bus and can only occur for Memory Write andMemory Write and Invalidate commands.
DRR - Delayed Read Request is a transaction that must complete on the destination busbefore completing on the originating bus and can be an I/O Read, Configuration Read,Memory Read, Memory Read Line, or Memory Read Multiple commands. Asmentioned earlier, once a request has been attempted on the destination bus, it mustcontinue to be repeated until it completes on the destination bus. Before it is attempted
Revision 2.2
273
on the destination bus the DRR is only a request and may be discarded at any time toprevent deadlock or improve performance, since the master must repeat the request later.
DWR - Delayed Write Request is a transaction that must complete on the destination busbefore completing on the originating bus and can be an I/O Write or Configuration Writecommand. Note: Memory Write and Memory Write and Invalidate commands must beposted (PMW) and not be completed as DWR. As mentioned earlier, once a request hasbeen attempted on the destination bus, it must continue to be repeated until it completes.Before it is attempted on the destination bus, the DWR is only a request and may bediscarded at any time to prevent deadlock or improve performance, since the mastermust repeat the request later.
DRC - Delayed Read Completion is a transaction that has completed on the destinationbus and is now moving toward the originating bus to complete. The DRC contains thedata requested by the master and the status of the target (normal, Master-Abort, Target-Abort, parity error, etc.).
DWC - Delayed Write Completion is a transaction that has completed on the destinationbus and is now moving toward the originating bus. The DWC does not contain the dataof the access, but only status of how it completed (Normal, Master-Abort, Target-Abort,parity error, etc.). The write data has been written to the specified target.
No - indicates that the subsequent transaction is not allowed to complete before theprevious transaction to preserve ordering in the system. The four No boxes found incolumn 2 prevent PMW data from being passed by other accesses and thereby maintain aconsistent view of data in the system.
Yes - indicates that the subsequent transaction must be allowed to complete before theprevious one or a deadlock can occur.
When blocking occurs, the PMW is required to pass the Delayed Transaction. If themaster continues attempting to complete Delayed Requests, it must be fair in attemptingto complete the PMW. There is no ordering violation when these subsequenttransactions complete before a prior transaction.
Yes/No - indicates that the bridge designer may choose to allow the subsequenttransaction to complete before the previous transaction or not. This is allowed since thereare no ordering requirements to meet or deadlocks to avoid. How a bridge designerchooses to implement these boxes may have a cost impact on the bridge implementationor performance impact on the system.
Revision 2.2
274
Table E-1: Ordering Rules for a Bridge
Row pass Col.?PMW(Col 2)
DRR(Col 3)
DWR(Col 4)
DRC(Col 5)
DWC(Col 6)
PMW (Row 1) No1 Yes5 Yes5 Yes7 Yes7
DRR (Row 2) No2 Yes/No Yes/No Yes/No Yes/No
DWR (Row 3) No3 Yes/No Yes/No Yes/No Yes/No
DRC (Row 4) No4 Yes6 Yes6 Yes/No Yes/No
DWC (Row 5) Yes/No Yes6 Yes6 Yes/No Yes/No
Rule 1 - A subsequent PMW cannot pass a previously accepted PMW.(Col 2, Row 1)
Posted Memory write transactions must complete in the order they arereceived. If the subsequent write is to the flag that covers the data, theConsumer may use stale data if write transactions are allowed to pass eachother.
Rule 2 - A read transaction must push posted write data to maintain ordering.(Col 2, Row 2)
For example, a memory write to a location followed by an immediatememory read of the same location returns the new value (refer toSection 3.10, item 6, for possible exceptions). Therefore, a memory readcannot pass posted write data. An I/O read cannot pass a PMW, because theread may be ensuring the write data arrives at the final destination.
Rule 3 - A non-postable write transaction must push posted write data to maintainordering. (Col 2, Row 3)
A Delayed Write Request may be the flag that covers the data previouslywritten (PMW), and, therefore, the write flag cannot pass the data that itpotentially covers.
Rule 4 - A read transaction must pull write data back to the originating bus of theread transaction. (Col 2, Row 4)
For example, the read of a status register of the device writing data tomemory must not complete before the data is pulled back to the originatingbus; otherwise, stale data may be used.
Rule 5 - A Posted Memory Write must be allowed to pass a Delayed Request (reador write) to avoid deadlocks. (Col 3 and Col 4, Row 1)
A deadlock can occur when bridges that support Delayed Transactions areused with bridges that do not support Delayed Transactions. Referring toFigure E-2, a deadlock can occur when Bridge Y (using DelayedTransactions) is between Bridges X and Z (designed to a previous version ofthis specification and not using Delayed Transactions). Master 1 initiates aread to Target 1 that is forwarded through Bridge X and is queued as aDelayed Request in Bridge Y. Master 3 initiates a read to Target 3 that isforwarded through Bridge Z and is queued as a Delayed Request in Bridge
Revision 2.2
275
Y. After Masters 1 and 3 are terminated with Retry, Masters 2 and 4 beginmemory write transactions of a long duration addressing Targets 2 and 4respectively, which are posted in the write buffers of Bridges X and Zrespectively. When Bridge Y attempts to complete the read in eitherdirection, Bridges X and Z must flush their posted write buffers beforeallowing the Read Request to pass through it.
If the posted write buffers of Bridges X and Z are larger than those of BridgeY, Bridge Y’s buffers will fill. If posted write data is not allowed to pass theDRR, the system will deadlock. Bridge Y cannot discard the read requestsince it has been attempted, and it cannot accept any more write data untilthe read in the opposite direction is completed. Since this condition exists inboth directions, neither DRR can complete because the other is blocking thepath. Therefore, the PMW data is required to pass the DRR when the DRRblocks forward progress of PMW data.
The same condition exists when a DWR sits at the head of both queues,since some old bridges also require the posting buffers to be flushed on anon-posted write cycle.
Rule 6 – A Delayed Completion (read or write) must be allowed to pass a DelayedRequest (read or write) to avoid deadlocks. (Cols 3 and 4, Rows 4 and 5)
A deadlock can occur when two bridges that support Delayed Transactionsare requesting accesses to each other. The common PCI bus segment is onthe secondary bus of Bridge A and the primary bus for Bridge B. If neitherbridge allows Delayed Completions to pass the Delayed Requests, neithercan make progress.
For example, suppose Bridge A’s request to Bridge B completes on BridgeB’s secondary bus, and Bridge B’s request completes on Bridge A’s primarybus. Bridge A’s completion is now behind Bridge B’s request and BridgeB’s completion is behind Bridge A’s request. If neither bridge allowscompletions to pass the requests, then a deadlock occurs because neithermaster can make progress.
Rule 7 - A Posted Memory Write must be allowed to pass a Delayed Completion(read or write) to avoid deadlocks. (Col 5 and Col 6, Row 1)
As in the example for Rule 5, another deadlock can occur in the systemconfiguration in Figure E-2. In this case, however, a DRC sits at the head ofthe queues in both directions of Bridge Y at the same time. Again the oldbridges (X and Z) contain posted write data from another master. Theproblem in this case, however, is that the read transaction cannot be repeateduntil all the posted write data is flushed out of the old bridge and the masteris allowed to repeat its original request. Eventually, the new bridge cannotaccept any more posted data because its internal buffers are full and itcannot drain them until the DRC at the other end completes. When thiscondition exists in both directions, neither DRC can complete because theother is blocking the path. Therefore, the PMW data is required to pass theDRC when the DRC blocks forward progress of PMW data.
The same condition exists when a DWC sits at the head of both queues.
Revision 2.2
276
Transactions that have no ordering constraints
Some transactions enqueued as Delayed Requests or Delayed Completions have noordering relationship with any other Delayed Requests or Delayed Completions. Thedesigner can (for performance or cost reasons) allow or disallow Delayed Requests topass other Delayed Requests and Delayed Completions that were previously enqueued.
Delayed Requests can pass other Delayed Requests (Cols 3 and 4, Rows 2 and 3).
Since Delayed Requests have no ordering relationship with other DelayedRequests, these four boxes are don’t cares.
Delayed Requests can pass Delayed Completions (Col 5 and 6, Rows 2 and 3).
Since Delayed Requests have no ordering relationship with DelayedCompletions, these four boxes are don’t cares.
Delayed Completions can pass other Delayed Completions (Col 5 and 6, Rows 4 and5).
Since Delayed Completions have no ordering relationship with other DelayedCompletions, these four boxes are don’t cares.
Delayed Write Completions can pass posted memory writes or be blocked by them(Col 2, Row 5).
If the DWC is allowed to pass a PMW or if it remains in the same order,there is no deadlock or data inconsistencies in either case. The DWC dataand the PMW data are moving in opposite directions, initiated by mastersresiding on different buses accessing targets on different buses.
PCI-PCIBridge Y
(pre 2.1)
Master 2
PCI Bus N
PCI-PCIBridge X
Master 1 Target 3
(Rev. 2.1)
Master 3
PCI Bus P
PCI-PCIBridge Z
Master 4Target 2
(pre 2.1)
Target 1
Target 4
Figure E-2: Example System with PCI-to-PCI Bridges
E.5. Delayed Transactions and LOCK#
The bridge is required to support LOCK# when a transaction is initiated on its primarybus (and is using the lock protocol), but is not required to support LOCK# ontransactions that are initiated on its secondary bus. If a locked transaction is initiated onthe primary bus and the bridge is the target, the bridge must adhere to the lock semantics
Revision 2.2
277
defined by this specification. The bridge is required to complete (push) all PMWs(accepted from the primary bus) onto the secondary bus before attempting the lock onthe secondary bus. The bridge may discard any requests enqueued, allow the lockedtransaction to pass the enqueued requests, or simply complete all enqueued transactionsbefore attempting the locked transaction on the secondary interface. Once a lockedtransaction has been enqueued by the bridge, the bridge cannot accept any othertransaction from the primary interface until the lock has completed except for acontinuation of the lock itself by the lock master. Until the lock is established on thesecondary interface, the bridge is allowed to continue enqueuing transactions from thesecondary interface, but not the primary interface. Once lock has been established on thesecondary interface, the bridge cannot accept any posted write data moving toward theprimary interface until LOCK# has been released (FRAME# and LOCK# deasserted onthe same rising clock edge). (In the simplest implementation, the bridge does not acceptany other transactions in either direction once lock is established on the secondary bus,except for locked transactions from the lock master.) The bridge must complete PMW,DRC, and DWC transactions moving toward the primary bus before allowing the lockedaccess to complete on the originating bus. The preceding rules are sufficient fordeadlock free operation. However, an implementation may be more or less restrictive,but, in all cases must ensure deadlock-free operation.
E.6. Error Conditions
A bridge is free to discard data or status of a transaction that was completed usingDelayed Transaction termination when the master has not repeated the request within 2 10
PCI clocks (about 30 µs at 33 MHz). However, it is recommended that the bridge notdiscard the transaction until 215 PCI clocks (about 983 µs at 33 MHz) after it acquiredthe data or status. The shorter number is useful in a system where a master designed to aprevious version of this specification frequently fails to repeat a transaction exactly asfirst requested. In this case, the bridge may be programmed to discard the abandonedDelayed Completion early and allow other transactions to proceed. Normally, however,the bridge would wait the longer time, in case the repeat of the transaction is beingdelayed by another bridge or bridges designed to a previous version of this specificationthat did not support Delayed Transactions.
When this timer (referred to as the Discard Timer) expires, the device is required todiscard the data; otherwise, a deadlock may occur.
Note: When the transaction is discarded, data may be destroyed. Thisoccurs when the discarded Delayed Completion is a read to a non-prefetchable region.
When the Discard Timer expires, the device may choose to report or ignore the error.When the data is prefetchable, it is recommended that the device ignore the error sincesystem integrity is not affected. However, when the data is not prefetchable, it isrecommended that the device report the error to its device driver since system integrity isaffected. A bridge may assert SERR# since it typically does not have a device driver.
Revision 2.2
278
Revision 2.2
279
Appendix FExclusive Accesses
7KHXVHRILOCK#LVRQO\DOORZHGWREHVXSSRUWHGE\DKRVWEXVEULGJHD3&,WR3&,EULGJHRUDQH[SDQVLRQEXVEULGJH,QHDUOLHUYHUVLRQVRIWKLVVSHFLILFDWLRQRWKHUGHYLFHVZHUHDOORZHGWRLQLWLDWHDQGUHVSRQGWRH[FOXVLYHDFFHVVHVXVLQJLOCK#+RZHYHUWKHXVHIXOQHVVRIDKDUGZDUHEDVHGORFNPHFKDQLVPKDVGLPLQLVKHGDQGLVRQO\XVHIXOWRSUHYHQWDGHDGORFNRUWRSURYLGHEDFNZDUGFRPSDWLELOLW\7KHUHIRUHDOORWKHUGHYLFHVDUHUHTXLUHGWRLJQRUHLOCK#
$KRVWEXVEULGJHFDQRQO\LQLWLDWHDQH[FOXVLYHDFFHVVWRSUHYHQWDGHDGORFNDVGHVFULEHGLQ6HFWLRQLWHPRUWRSURYLGHEDFNZDUGFRPSDWLELOLW\WRDQH[SDQVLRQEXVEULGJHWKDWVXSSRUWVH[FOXVLYHDFFHVV$KRVWEXVEULGJHFDQRQO\KRQRUDQH[FOXVLYHDFFHVVDVDWDUJHWZKHQSURYLGLQJFRPSDWLELOLW\WRDQDFFHVVLQLWLDWHGE\DQH[SDQVLRQEXVEULGJHWKDWVXSSRUWVH[FOXVLYHDFFHVVHV1RRWKHUDJHQWFDQLQLWLDWHDORFNHGDFFHVVWRWKH+RVW%XVEULGJH
$3&,WR3&,EULGJHLVRQO\DOORZHGWRSURSDJDWHDQH[FOXVLYHDFFHVVIURPLWVSULPDU\EXVWRLWVVHFRQGDU\EXVDQGLVQHYHUDOORZHGWRLQLWLDWHDQH[FOXVLYHDFFHVVRILWVRZQLQLWLDWLYH$3&,WR3&,EULGJHLVUHTXLUHGWRLJQRUHLOCK#ZKHQDFWLQJDVDWDUJHWRQLWVVHFRQGDU\LQWHUIDFH
$QH[SDQVLRQEXVEULGJHLVRQO\DOORZHGWRLQLWLDWHDQH[FOXVLYHDFFHVVWRSURYLGHEDFNZDUGFRPSDWLELOLW\7KLVPHDQVWKDWWKHH[SDQVLRQEXVVXSSRUWVDKDUGZDUHEDVHGH[FOXVLYHDFFHVVPHFKDQLVPLH(,6$DQGQRW,6$7KHH[SDQVLRQEXVEULGJHFDQKRQRUDQH[FOXVLYHDFFHVVDVDWDUJHWZKHQVXSSRUWHGE\WKHH[SDQVLRQEXVRWKHUZLVHLOCK#KDVQRPHDQLQJWRWKHEULGJH
7KHUHPDLQGHURIWKLVFKDSWHULVRQO\DSSOLFDEOHWRDGHYLFHWKDWLVDOORZHGWRVXSSRUWLOCK#1RWHH[LVWLQJVRIWZDUHWKDWGRHVQRWVXSSRUWWKH3&,ORFNXVDJHUXOHVKDVWKHSRWHQWLDORIQRWZRUNLQJFRUUHFWO\6RIWZDUHLVQRWDOORZHGWRXVHDQH[FOXVLYHDFFHVVWRGHWHUPLQHLIDGHYLFHLVSUHVHQW
F.1. Exclusive Accesses on PCI
3&,SURYLGHVDQH[FOXVLYHDFFHVVPHFKDQLVPZKLFKDOORZVQRQH[FOXVLYHDFFHVVHVWRSURFHHGLQWKHIDFHRIH[FOXVLYHDFFHVVHV7KLVDOORZVDPDVWHUWRKROGDKDUGZDUHORFNDFURVVVHYHUDODFFHVVHVZLWKRXWLQWHUIHULQJZLWKQRQH[FOXVLYHGDWDWUDQVIHUVXFKDVUHDOWLPHYLGHREHWZHHQWZRGHYLFHVRQWKHVDPHEXVVHJPHQW7KHPHFKDQLVPLVEDVHGRQ
Revision 2.2
280
ORFNLQJRQO\WKH3&,UHVRXUFHWRZKLFKWKHRULJLQDOORFNHGDFFHVVZDVWDUJHWHGDQGLVFDOOHGDUHVRXUFHORFN
LOCK#LQGLFDWHVZKHWKHUWKHPDVWHUGHVLUHVWKHFXUUHQWWUDQVDFWLRQWRFRPSOHWHDVDQH[FOXVLYHDFFHVVRUQRW&RQWURORILOCK#LVREWDLQHGXQGHULWVRZQSURWRFROLQFRQMXQFWLRQZLWKGNT#5HIHUWR6HFWLRQ)IRUGHWDLOV0DVWHUVDQGWDUJHWVQRWLQYROYHGLQWKHH[FOXVLYHDFFHVVDUHDOORZHGWRSURFHHGZLWKQRQH[FOXVLYHDFFHVVHVZKLOHDQRWKHUPDVWHUUHWDLQVRZQHUVKLSRILOCK#+RZHYHUZKHQFRPSDWLELOLW\GLFWDWHVWKHDUELWHUFDQRSWLRQDOO\JUDQWWKHDJHQWWKDWRZQVLOCK#H[FOXVLYHDFFHVVWRWKHEXVXQWLOLOCK#LVUHOHDVHG7KLVLVUHIHUUHGWRDVFRPSOHWHEXVORFNDQGLVGHVFULEHGLQ6HFWLRQ))RUDUHVRXUFHORFNWKHWDUJHWRIWKHDFFHVVJXDUDQWHHVH[FOXVLYLW\
7KHIROORZLQJSDUDJUDSKVGHVFULEHWKHEHKDYLRURIDPDVWHUDQGDWDUJHWIRUDORFNHGRSHUDWLRQ7KHUXOHVRILOCK#ZLOOEHVWDWHGIRUERWKWKHPDVWHUDQGWDUJHW$GHWDLOHGGLVFXVVLRQRIKRZWRVWDUWFRQWLQXHDQGFRPSOHWHDQH[FOXVLYHDFFHVVRSHUDWLRQIROORZVWKHGLVFXVVLRQRIWKHUXOHV$GLVFXVVLRQRIKRZDWDUJHWEHKDYHVZKHQLWVXSSRUWVDUHVRXUFHORFNZLOOIROORZWKHGHVFULSWLRQRIWKHEDVLFORFNPHFKDQLVP7KHFRQFOXGLQJVHFWLRQZLOOGLVFXVVKRZWRLPSOHPHQWDFRPSOHWHEXVORFN
0DVWHUUXOHVIRUVXSSRUWLQJLOCK#
$PDVWHUFDQDFFHVVRQO\DVLQJOHUHVRXUFHGXULQJDORFNRSHUDWLRQ
7KHILUVWWUDQVDFWLRQRIDORFNRSHUDWLRQPXVWEHDPHPRU\UHDGWUDQVDFWLRQ
LOCK#PXVWEHDVVHUWHGWKHFORFNIROORZLQJWKHDGGUHVVSKDVHDQGNHSWDVVHUWHGWRPDLQWDLQFRQWURO
LOCK#PXVWEHUHOHDVHGLIWKHLQLWLDOWUDQVDFWLRQRIWKHORFNUHTXHVWLVWHUPLQDWHGZLWK5HWU\/RFNZDVQRWHVWDEOLVKHG
LOCK#PXVWEHUHOHDVHGZKHQHYHUDQDFFHVVLVWHUPLQDWHGE\7DUJHW$ERUWRU0DVWHU$ERUW
LOCK#PXVWEHGHDVVHUWHGEHWZHHQFRQVHFXWLYHORFNRSHUDWLRQVIRUDPLQLPXPRIRQHFORFNZKLOHWKHEXVLVLQWKH,GOHVWDWH
57 In previous versions of this specification, a minimum of 16 bytes (naturally aligned) was considered thelock resource. A device was permitted to lock its entire memory address space. This definition still appliesfor an upstream locked access to main memory. For downstream locked access, a resource is the PCI-to-PCI bridge or the Expansion Bus bridge that is addressed by the locked operation.
58 For a SAC, this is the clock after the address phase. For a DAC, this occurs the clock after the firstaddress phase.
59 Once lock has been established, the master retains ownership of LOCK# when terminated with Retry orDisconnect.
60 Consecutive refers to back-to-back locked operations and not a continuation of the current lockedoperation.
Revision 2.2
281
7DUJHW5XOHVIRUVXSSRUWLQJLOCK#
$EULGJHDFWLQJDVDWDUJHWRIDQDFFHVVORFNVLWVHOIZKHQLOCK#LVGHDVVHUWHGGXULQJWKHDGGUHVVSKDVHDQGLVDVVHUWHGRQWKHIROORZLQJFORFN
2QFHORFNLVHVWDEOLVKHGDEULGJHUHPDLQVORFNHGXQWLOERWKFRAME#DQGLOCK#DUHVDPSOHGGHDVVHUWHGUHJDUGOHVVRIKRZWKHWUDQVDFWLRQLVWHUPLQDWHG
7KHEULGJHLVQRWDOORZHGWRDFFHSWDQ\QHZUHTXHVWVIURPHLWKHULQWHUIDFHZKLOHLWLVLQDORFNHGFRQGLWLRQH[FHSWIURPWKHRZQHURILOCK#
F.2. Starting an Exclusive Access
:KHQDQDJHQWQHHGVWRGRDQH[FOXVLYHRSHUDWLRQLWFKHFNVWKHLQWHUQDOO\WUDFNHGVWDWHRILOCK#EHIRUHDVVHUWLQJREQ#7KHPDVWHUPDUNVLOCK#EXV\DQ\WLPHLOCK#LVDVVHUWHGXQOHVVLWLVWKHPDVWHUWKDWRZQVLOCK#DQGQRWEXV\ZKHQERWKFRAME#DQGLOCK#DUHGHDVVHUWHG,ILOCK#LVEXV\DQGWKHPDVWHUGRHVQRWRZQLOCK#WKHDJHQWPXVWGHOD\WKHDVVHUWLRQRIREQ#XQWLOLOCK#LVDYDLODEOH
:KLOHZDLWLQJIRUGNT#WKHPDVWHUFRQWLQXHVWRPRQLWRULOCK#,ILOCK#LVHYHUEXV\WKHPDVWHUGHDVVHUWVREQ#EHFDXVHDQRWKHUDJHQWKDVJDLQHGFRQWURORILOCK#
:KHQWKHPDVWHULVJUDQWHGDFFHVVWRWKHEXVDQGLOCK#LVQRWEXV\RZQHUVKLSRILOCK#KDVEHHQREWDLQHG7KHPDVWHULVIUHHWRSHUIRUPDQH[FOXVLYHRSHUDWLRQZKHQWKHFXUUHQWWUDQVDFWLRQFRPSOHWHVDQGLVWKHRQO\DJHQWRQWKHEXVWKDWFDQGULYHLOCK#$OORWKHUDJHQWVPXVWQRWGULYHLOCK#HYHQZKHQWKH\DUHWKHFXUUHQWPDVWHU
)LJXUH)LOOXVWUDWHVVWDUWLQJDQH[FOXVLYHDFFHVVLOCK#LVGHDVVHUWHGGXULQJWKHDGGUHVVSKDVHRQHFORFNIRU6$&RU'$&WRUHTXHVWDORFNRSHUDWLRQZKLFKPXVWEHLQLWLDWHGZLWKDPHPRU\UHDGFRPPDQGLOCK#PXVWEHDVVHUWHGWKHFORFNIROORZLQJWKHILUVWDGGUHVVSKDVHZKLFKRFFXUVRQFORFNWRNHHSWKHWDUJHWLQWKHORFNHGVWDWH7KLVDOORZVWKHFXUUHQWPDVWHUWRUHWDLQRZQHUVKLSRILOCK#EH\RQGWKHHQGRIWKHFXUUHQWWUDQVDFWLRQ
61 A locked operation is established when LOCK# is deasserted during the address phase, asserted thefollowing clock, and data is transferred during the current transaction.
Revision 2.2
282
&/.
/2&.
,5'<
75'<
)5$0(
'(96(/
$' '$7$$''
Figure F-1: Starting an Exclusive Access
$ORFNHGRSHUDWLRQLVQRWHVWDEOLVKHGRQWKHEXVXQWLOFRPSOHWLRQRIWKHILUVWGDWDSKDVHRIWKHILUVWWUDQVDFWLRQIRDY#DQGTRDY#DVVHUWHG,IWKHWDUJHWWHUPLQDWHVWKHILUVWWUDQVDFWLRQZLWK5HWU\WKHPDVWHUWHUPLQDWHVWKHWUDQVDFWLRQDQGUHOHDVHVLOCK#2QFHWKHILUVWGDWDSKDVHFRPSOHWHVZLWKERWKTRDY#DQGIRDY#DVVHUWHGWKHH[FOXVLYHRSHUDWLRQLVHVWDEOLVKHGDQGWKHPDVWHUNHHSVLOCK#DVVHUWHGXQWLOHLWKHUWKHORFNRSHUDWLRQFRPSOHWHVRUDQHUURU0DVWHU$ERUWRU7DUJHW$ERUWFDXVHVDQHDUO\WHUPLQDWLRQ7DUJHWWHUPLQDWLRQRI5HWU\DQG'LVFRQQHFWLVQRUPDOWHUPLQDWLRQHYHQZKHQDORFNRSHUDWLRQLVHVWDEOLVKHG:KHQDPDVWHULVWHUPLQDWHGE\WKHWDUJHWZLWK'LVFRQQHFWRU5HWU\DIWHUWKHORFNKDVEHHQHVWDEOLVKHGWKHWDUJHWLVLQGLFDWLQJLWLVFXUUHQWO\EXV\DQGXQDEOHWRFRPSOHWHWKHUHTXHVWHGGDWDSKDVH7KHWDUJHWZLOODFFHSWWKHDFFHVVZKHQLWLVQRWEXV\DQGFRQWLQXHVWRKRQRUWKHORFNE\H[FOXGLQJDOORWKHUDFFHVVHV7KHPDVWHUFRQWLQXHVWRFRQWUROLOCK#LIWKLVFRQGLWLRQRFFXUV1RQH[FOXVLYHDFFHVVHVWRXQORFNHGWDUJHWVRQWKHVDPH3&,EXVVHJPHQWDUHDOORZHGWRRFFXUZKLOHLOCK#LVDVVHUWHG+RZHYHUWUDQVDFWLRQVWRRWKHUEXVVHJPHQWVDUHQRWDOORZHGWRFURVVDORFNHGEULGJH
:KHQDEULGJHLVORFNHGLWPD\RQO\DFFHSWUHTXHVWVZKHQLOCK#LVGHDVVHUWHGGXULQJWKHDGGUHVVSKDVHZKLFKLQGLFDWHVWKDWWKHWUDQVDFWLRQLVDFRQWLQXDWLRQRIWKHH[FOXVLYHDFFHVVVHTXHQFHE\WKHPDVWHUWKDWHVWDEOLVKHGWKHORFN,ILOCK#LVDVVHUWHGGXULQJWKHDGGUHVVSKDVHDORFNHGEULGJHZLOOWHUPLQDWHDOODFFHVVHVE\DVVHUWLQJSTOP#ZLWKTRDY#GHDVVHUWHG5HWU\$ORFNHGWDUJHWUHPDLQVLQWKHORFNHGVWDWHXQWLOERWKFRAME#DQGLOCK#DUHGHDVVHUWHG
'HOD\HG7UDQVDFWLRQVDQG/RFN
$ORFNHGWUDQVDFWLRQFDQEHFRPSOHWHGXVLQJ'HOD\HG7UDQVDFWLRQWHUPLQDWLRQ$OOWKHUXOHVRILOCK#VWLOODSSO\H[FHSWWKHEULGJHPXVWFRQVLGHULWVHOIORFNHGZKHQLWHQTXHXHVWKHUHTXHVWHYHQWKRXJKQRGDWDKDVWUDQVIHUUHG7KLVFRQGLWLRQLVUHIHUUHGWRDVDWDUJHWORFN:KLOHLQWDUJHWORFNWKHEULGJHHQTXHXHVQRQHZUHTXHVWVRQWKHSULPDU\LQWHUIDFHDQGWHUPLQDWHVDOOUHTXHVWVZLWK5HWU\7KHEULGJHORFNVLWVVHFRQGDU\LQWHUIDFHZKHQORFNLVHVWDEOLVKHGRQWKHVHFRQGDU\EXVDQGVWDUWVFKHFNLQJIRUWKHUHSHDWRIWKHRULJLQDOORFNUHTXHVWRQWKHSULPDU\LQWHUIDFH$WDUJHWORFNEHFRPHVDIXOOORFNZKHQWKHPDVWHUUHSHDWVWKHORFNHGUHTXHVWDQGWKHEULGJHWUDQVIHUVGDWD$WWKLVSRLQWWKHPDVWHUKDVHVWDEOLVKHGWKHORFN
Revision 2.2
283
$EULGJHDFWLQJDVDWDUJHWWKDWVXSSRUWVH[FOXVLYHDFFHVVHVPXVWVDPSOHLOCK#ZLWKWKHDGGUHVVDQGRQDVXEVHTXHQWFORFN,IWKHEULGJHSHUIRUPVPHGLXPRUVORZGHFRGHLWPXVWODWFKLOCK#GXULQJWKHILUVWDGGUHVVSKDVH2WKHUZLVHWKHEULGJHFDQQRWGHWHUPLQHLIWKHDFFHVVLVDORFNRSHUDWLRQZKHQGHFRGHFRPSOHWHV$EULGJHPDUNVLWVHOIDVWDUJHWORFNHGLILOCK#LVGHDVVHUWHGGXULQJWKHILUVWDGGUHVVSKDVHDQGLVDVVHUWHGRQWKHQH[WFORFN$EULGJHGRHVQRWPDUNLWVHOIWDUJHWORFNHGLILOCK#LVGHDVVHUWHGWKHFORFNIROORZLQJWKHILUVWDGGUHVVSKDVHDQGLVIUHHWRUHVSRQGWRRWKHUUHTXHVWV
F.3. Continuing an Exclusive Access
)LJXUH)VKRZVDPDVWHUFRQWLQXLQJDQH[FOXVLYHDFFHVV+RZHYHUWKLVDFFHVVPD\RUPD\QRWFRPSOHWHWKHH[FOXVLYHRSHUDWLRQ:KHQWKHPDVWHULVJUDQWHGDFFHVVWRWKHEXVLWVWDUWVDQRWKHUH[FOXVLYHDFFHVVWRWKHWDUJHWLWSUHYLRXVO\ORFNHGLOCK#LVGHDVVHUWHGGXULQJWKHDGGUHVVSKDVHWRFRQWLQXHWKHORFN7KHORFNHGGHYLFHDFFHSWVDQGUHVSRQGVWRWKHUHTXHVWLOCK#LVDVVHUWHGRQFORFNWRNHHSWKHWDUJHWLQWKHORFNHGVWDWHDQGDOORZWKHFXUUHQWPDVWHUWRUHWDLQRZQHUVKLSRILOCK#EH\RQGWKHHQGRIWKHFXUUHQWWUDQVDFWLRQ
:KHQWKHPDVWHULVFRQWLQXLQJWKHORFNRSHUDWLRQLWFRQWLQXHVWRDVVHUWLOCK#:KHQWKHPDVWHUFRPSOHWHVWKHORFNRSHUDWLRQLWGHDVVHUWVLOCK#DIWHUWKHFRPSOHWLRQRIWKHODVWGDWDSKDVHZKLFKRFFXUVRQFORFN5HIHUWR6HFWLRQ)IRUPRUHLQIRUPDWLRQRQFRPSOHWLQJDQH[FOXVLYHDFFHVV
CLK
FRAME#
AD
LOCK#
ADDRESS DATA
IRDY#
TRDY#
1 2 3 54
Release
Continue
DEVSEL#
)LJXUH)&RQWLQXLQJDQ([FOXVLYH$FFHVV
F.4. Accessing a Locked Agent
)LJXUH)VKRZVDPDVWHUWU\LQJDQRQH[FOXVLYHDFFHVVWRDORFNHGDJHQW:KHQLOCK#LVDVVHUWHGGXULQJWKHDGGUHVVSKDVHDQGLIWKHWDUJHWLVORFNHGIXOOORFNRUWDUJHWORFNLWWHUPLQDWHVWKHWUDQVDFWLRQZLWK5HWU\DQGQRGDWDLVWUDQVIHUUHG
Revision 2.2
284
CLK
FRAME#
AD
LOCK#
ADDRESS DATA
IRDY#
TRDY#
(driven low by master holding lock)
1 2 3 54
STOP#
DEVSEL#
)LJXUH)$FFHVVLQJD/RFNHG$JHQW
F.5. Completing an Exclusive Access
'XULQJWKHILQDOWUDQVDFWLRQRIDQH[FOXVLYHRSHUDWLRQLOCK#LVGHDVVHUWHGVRWKHWDUJHWZLOODFFHSWWKHUHTXHVWDQGWKHQUHDVVHUWHGXQWLOWKHH[FOXVLYHDFFHVVWHUPLQDWHVVXFFHVVIXOO\7KHPDVWHUPD\GHDVVHUWLOCK#DWDQ\WLPHZKHQWKHH[FOXVLYHRSHUDWLRQKDVFRPSOHWHG+RZHYHULWLVUHFRPPHQGHGEXWQRWUHTXLUHGWKDWLOCK#EHGHDVVHUWHGZLWKWKHGHDVVHUWLRQRIIRDY#IROORZLQJWKHFRPSOHWLRQRIWKHODVWGDWDSKDVHRIWKHORFNHGRSHUDWLRQ5HOHDVLQJLOCK# DWDQ\RWKHUWLPHPD\UHVXOWLQDVXEVHTXHQWWUDQVDFWLRQEHLQJWHUPLQDWHGZLWK5HWU\XQQHFHVVDULO\$ORFNHGDJHQWXQORFNVLWVHOIZKHQHYHULOCK#DQGFRAME#DUHGHDVVHUWHG
,IDPDVWHUZDQWVWRH[HFXWHWZRLQGHSHQGHQWH[FOXVLYHRSHUDWLRQVRQWKHEXVLWPXVWHQVXUHDPLQLPXPRIRQHFORFNEHWZHHQRSHUDWLRQVZKHUHERWKFRAME#DQGLOCK#DUHGHDVVHUWHG)RUH[DPSOHWKHIDVWEDFNWREDFNFDVHGHSLFWHGLQ)LJXUHFORFNFDQQRWORFNERWKWUDQVDFWLRQV7KLVHQVXUHVDQ\WDUJHWORFNHGE\WKHILUVWRSHUDWLRQLVUHOHDVHGSULRUWRVWDUWLQJWKHVHFRQGRSHUDWLRQ$QDJHQWPXVWXQORFNLWVHOIZKHQFRAME#DQGLOCK#DUHERWKGHDVVHUWHGRQWKHVDPHFORFN
F.7. Complete Bus Lock
7KH3&,UHVRXUFHORFNFDQEHFRQYHUWHGLQWRDFRPSOHWHEXVORFNE\KDYLQJWKHDUELWHUQRWJUDQWWKHEXVWRDQ\RWKHUDJHQWZKLOHLOCK#LVDVVHUWHG,IWKHILUVWDFFHVVRIWKHORFNHGVHTXHQFHLVWHUPLQDWHGZLWK5HWU\WKHPDVWHUPXVWGHDVVHUWERWKREQ#DQGLOCK#,IWKHILUVWDFFHVVFRPSOHWHVQRUPDOO\WKHFRPSOHWHEXVORFNKDVEHHQHVWDEOLVKHGDQGWKHDUELWHUZLOOQRWJUDQWWKHEXVWRDQ\RWKHUDJHQW,IWKHDUELWHUJUDQWHGWKHEXVWRDQRWKHUDJHQWZKHQWKHFRPSOHWHEXVORFNZDVEHLQJHVWDEOLVKHGWKHDUELWHUPXVWUHPRYHWKHRWKHUJUDQWWRHQVXUHWKDWFRPSOHWHEXVORFNVHPDQWLFVDUHREVHUYHG$FRPSOHWHEXVORFNPD\KDYHDVLJQLILFDQWLPSDFWRQWKHSHUIRUPDQFHRIWKHV\VWHPSDUWLFXODUO\WKHYLGHRVXEV\VWHP$OOQRQH[FOXVLYHDFFHVVHVZLOOQRWSURFHHGZKLOHDFRPSOHWHEXVORFNRSHUDWLRQLVLQSURJUHVV
Revision 2.2
285
Appendix GI/O Space Address
Decoding for Legacy Devices
$IXQFWLRQWKDWVXSSRUWVD3&OHJDF\IXQFWLRQ,'(9*$HWFLVDOORZHGWRFODLPWKRVHDGGUHVVHVDVVRFLDWHGZLWKWKHVSHFLILFIXQFWLRQZKHQWKH,26SDFHVHH)LJXUHHQDEOHELWLVVHW
7KHVHDGGUHVVHVDUHQRWUHTXHVWHGXVLQJD%DVH$GGUHVVUHJLVWHUEXWDUHDVVLJQHGE\LQLWLDOL]DWLRQVRIWZDUH,IDGHYLFHLGHQWLILHVLWVHOIDVDOHJDF\IXQFWLRQFODVVFRGHWKHLQLWLDOL]DWLRQVRIWZDUHJUDQWVWKHGHYLFHSHUPLVVLRQWRFODLPWKH,2OHJDF\DGGUHVVHVE\VHWWLQJWKHGHYLFH¶V,26SDFHHQDEOHELW
,IWKHGHYLFHGRHVQRWRZQDOOE\WHVZLWKLQD':25'RIDOHJDF\,2UDQJHLWLVUHTXLUHGWRXVHAD[1::0]WRFRPSOHWHWKHGHFRGHEHIRUHFODLPLQJWKHDFFHVVE\DVVHUWLQJDEVSEL#,IDOHJDF\IXQFWLRQLVDGGUHVVHGE\DQ,2WUDQVDFWLRQEXWGRHVQRWRZQDOOE\WHVEHLQJDFFHVVHGLQWKH':25'LWLVUHTXLUHGWRWHUPLQDWHWKHWUDQVDFWLRQZLWK7DUJHW$ERUW$QH[SDQVLRQEXVEULGJHLVJUDQWHGDQH[FHSWLRQWRWKLVUHTXLUHPHQWZKHQSHUIRUPLQJVXEWUDFWLYHGHFRGH7KHEULGJHLVSHUPLWWHGWRDVVXPHWKDWDOOE\WHVZLWKLQWKH':25'EHLQJDGGUHVVHGUHVLGHRQWKHH[SDQVLRQEXV7KLVPHDQVWKDWWKHEULGJHLVQRWUHTXLUHGWRFKHFNWKHHQFRGLQJRIAD[1::0]DQGWKHE\WHHQDEOHVEHIRUHSDVVLQJWKHUHTXHVWWRWKHH[SDQVLRQEXVWRFRPSOHWH
Revision 2.2
286
Revision 2.2
287
Appendix HCapability IDs
7KLVDSSHQGL[GHVFULEHVWKHFXUUHQW&DSDELOLW\,'V(DFKGHILQHGFDSDELOLW\PXVWKDYHD3&,6,*DVVLJQHG,'FRGH7KHVHFRGHVDUHDVVLJQHGDQGKDQGOHGPXFKOLNHWKH&ODVV&RGHV
6HFWLRQRIWKLVVSHFLILFDWLRQSURYLGHVDIXOOGHVFULSWLRQRIWKH([WHQGHG&DSDELOLWLHV/LVWIRU3&,GHYLFHV
7DEOH+&DSDELOLW\,'V
ID Capability
0 Reserved
1 PCI Power Management Interface – This capability structure provides astandard interface to control power management features in a PCIdevice. It is fully documented in the PCI Power Management InterfaceSpecification. This document is available from the PCI SIG asdescribed in Chapter 1 of this specification.
2 AGP – This capability structure identifies a controller that is capable ofusing Accelerated Graphics Port features. Full documentation can befound in the Accelerated Graphics Port Interface Specification. This isavailable at http://www.agpforum.org.
3 VPD – This capability structure identifies a device that supports VitalProduct Data. Full documentation of this feature can be found inSection 6.4. and Appendix I of this specification.
Revision 2.2
288
7DEOH+&DSDELOLW\,'VFRQWLQXHG
ID Capability
4 6ORW,GHQWLILFDWLRQ–7KLVFDSDELOLW\VWUXFWXUHLGHQWLILHVDEULGJHWKDWSURYLGHVH[WHUQDOH[SDQVLRQFDSDELOLWLHV)XOOGRFXPHQWDWLRQRIWKLVIHDWXUHFDQEHIRXQGLQWKH3&,WR3&,%ULGJH$UFKLWHFWXUH6SHFLILFDWLRQ7KLVGRFXPHQWLVDYDLODEOHIURPWKH3&,6,*DVGHVFULEHGLQ&KDSWHURIWKLVVSHFLILFDWLRQ
5 Message Signaled Interrupts – This capability VWUXFWXUHidentifies a PCIfunction that can do message signaled interrupt delivery as defined inSection 6.8. of this specification.
6 CompactPCI Hot Swap – This capability VWUXFWXUHprovides a standardinterface to control and sense status within a device that supports HotSwap insertion and extraction in a CompactPCI system. This capabilityis documented in the CompactPCI Hot Swap Specification PICMG 2.1,R1.0 available at http://www.picmg.org.
7-255 Reserved
Revision 2.2
289
Appendix IVital Product Data
9LWDO3URGXFW'DWD93'LVLQIRUPDWLRQWKDWXQLTXHO\LGHQWLILHVKDUGZDUHDQGSRWHQWLDOO\VRIWZDUHHOHPHQWVRIDV\VWHP7KH93'FDQSURYLGHWKHV\VWHPZLWKLQIRUPDWLRQRQYDULRXV)LHOG5HSODFHDEOH8QLWVVXFKDVSDUWQXPEHUVHULDOQXPEHUDQGRWKHUGHWDLOHGLQIRUPDWLRQ7KHREMHFWLYHIURPDV\VWHPSRLQWRIYLHZLVWRPDNHWKLVLQIRUPDWLRQDYDLODEOHWRWKHV\VWHPRZQHUDQGVHUYLFHSHUVRQQHO6XSSRUWRI93'LVRSWLRQDO
93'UHVLGHVLQDVWRUDJHGHYLFHIRUH[DPSOHDVHULDO((3520LQD3&,GHYLFH$FFHVVWRWKH93'LVSURYLGHGXVLQJWKH&DSDELOLWLHV/LVWLQ&RQILJXUDWLRQ6SDFH7KH93'FDSDELOLW\VWUXFWXUHKDVWKHIROORZLQJIRUPDW
31 30 16 15 8 7 0
F VPD Address Pointer to Next ID ID = 03h
VPD Data
)LJXUH,93'&DSDELOLW\6WUXFWXUH
5HJLVWHU)LHOG'HVFULSWLRQV
,'²&DSDELOLW\VWUXFWXUH,'KZKLFKLVDUHDGRQO\ILHOG
3RLQWHUWR1H[W,'²3RLQWHUWRWKHQH[WFDSDELOLW\VWUXFWXUHRUKLIWKLVLVWKHODVWVWUXFWXUHLQWKH&DSDELOLW\/LVW7KLVLVDUHDGRQO\ILHOG
93'$GGUHVV²':25'DOLJQHGE\WHDGGUHVVRIWKH93'WREHDFFHVVHG7KHUHJLVWHULVUHDGZULWHDQGWKHLQLWLDOYDOXHDWSRZHUXSLVLQGHWHUPLQDWH
)²$IODJXVHGWRLQGLFDWHZKHQWKHWUDQVIHURIGDWDEHWZHHQWKH93''DWDUHJLVWHUDQGWKHVWRUDJHFRPSRQHQWLVFRPSOHWHG7KHIODJUHJLVWHULVZULWWHQZKHQWKH93'$GGUHVVUHJLVWHULVZULWWHQ7RUHDG93'LQIRUPDWLRQD]HURLVZULWWHQWRWKHIODJUHJLVWHUZKHQWKHDGGUHVVLVZULWWHQWRWKH93'$GGUHVVUHJLVWHU7KHKDUGZDUHGHYLFHZLOOVHWWKHIODJWRDRQHZKHQE\WHVRIGDWDIURPWKHVWRUDJHFRPSRQHQWKDYHEHHQWUDQVIHUUHGWRWKH93''DWDUHJLVWHU6RIWZDUHFDQPRQLWRUWKHIODJDQGDIWHULWLVVHWWRDRQHUHDGWKH93'LQIRUPDWLRQIURPWKH93''DWDUHJLVWHU,IHLWKHUWKH93'$GGUHVVRU93''DWDUHJLVWHULVZULWWHQSULRUWRWKHIODJELWEHLQJVHWWRDRQHWKHUHVXOWVRIWKHRULJLQDOUHDGRSHUDWLRQDUHXQSUHGLFWDEOH7RZULWH93'LQIRUPDWLRQWRWKHUHDGZULWHSRUWLRQRIWKH93'VSDFHZULWHWKHGDWDWRWKH93''DWDUHJLVWHU7KHQZULWHWKHDGGUHVVRIZKHUHWKH93'GDWDLVWREHVWRUHGLQWRWKH93'$GGUHVVUHJLVWHUDQGZULWHWKHIODJELWWRDRQHDW
Revision 2.2
290
WKHWLPHWKHDGGUHVVLVZULWWHQ7KHVRIWZDUHWKHQPRQLWRUVWKHIODJELWDQGZKHQLWLVVHWWR]HURE\GHYLFHKDUGZDUHWKH93'GDWDDOOE\WHVKDVEHHQWUDQVIHUUHGIURPWKH93''DWDUHJLVWHUWRWKHVWRUDJHFRPSRQHQW,IHLWKHUWKH93'$GGUHVVRU93''DWDUHJLVWHULVZULWWHQSULRUWRWKHIODJELWEHLQJVHWWRD]HURWKHUHVXOWVRIWKHZULWHRSHUDWLRQWRWKHVWRUDJHFRPSRQHQWDUHXQSUHGLFWDEOH
93''DWD²93'GDWDFDQEHUHDGWKURXJKWKLVUHJLVWHU7KHOHDVWVLJQLILFDQWE\WHRIWKLVUHJLVWHUDWRIIVHWLQWKLVFDSDELOLW\VWUXFWXUHFRUUHVSRQGVWRWKHE\WHRI93'DWWKHDGGUHVVVSHFLILHGE\WKH93'$GGUHVVUHJLVWHU7KHGDWDUHDGIURPRUZULWWHQWRWKLVUHJLVWHUXVHVWKHQRUPDO3&,E\WHWUDQVIHUFDSDELOLWLHV)RXUE\WHVDUHDOZD\VWUDQVIHUUHGEHWZHHQWKLVUHJLVWHUDQGWKH93'VWRUDJHFRPSRQHQW5HDGLQJRUZULWLQJGDWDRXWVLGHRIWKH93'VSDFHLQWKHVWRUDJHFRPSRQHQWLVQRWDOORZHG7KH93'ERWKWKHUHDGRQO\LWHPVDQGWKHUHDGZULWHILHOGVLVVWRUHGLQIRUPDWLRQDQGZLOOKDYHQRGLUHFWFRQWURORIDQ\GHYLFHRSHUDWLRQV7KHLQLWLDOYDOXHRIWKLVUHJLVWHUDWSRZHUXSLVLQGHWHUPLQDWH
7KH93'$GGUHVVILHOGLVDE\WHDGGUHVVEXWPXVWVSHFLI\D':25'DOLJQHGORFDWLRQLHWKHERWWRPWZRELWVPXVWEH]HUR
(YHU\ERDUGPD\FRQWDLQ93':KHQD3&,H[SDQVLRQERDUGFRQWDLQVPXOWLSOHGHYLFHV93'LISURYLGHGLVUHTXLUHGRQRQO\RQHRIWKHPEXWPD\EHLQFOXGHGLQHDFK3&,GHYLFHVGHVLJQHGH[FOXVLYHO\IRUXVHRQWKHV\VWHPERDUGPD\DOVRVXSSRUWWKHRSWLRQDO93'UHJLVWHUV
93'LQD3&,H[SDQVLRQERDUGXVHVWZRRIWKHSUHGHILQHGWDJLWHPQDPHVSUHYLRXVO\GHILQHGLQWKH3OXJDQG3OD\,6$6SHFLILFDWLRQDQGWZRQHZRQHVGHILQHGVSHFLILFDOO\IRU3&,93'7KH3Q3,6$WDJLWHPQDPHVWKDWDUHXVHGDUH,GHQWLILHU6WULQJ[IRUD/DUJH5HVRXUFH'DWD7\SHDQG(QG7DJ[)IRUD6PDOO5HVRXUFH'DWD7\SH7KHQHZODUJHUHVRXUFHLWHPQDPHVIRU93'DUH93'5ZLWKDYDOXHRI[IRUUHDGRQO\GDWDDQG93':ZLWKDYDOXHRI[IRUUHDGZULWHGDWD
9LWDO3URGXFW'DWDLVPDGHXSRI6PDOODQG/DUJH5HVRXUFH'DWD7\SHVDVGHVFULEHGLQWKH3OXJDQG3OD\,6$6SHFLILFDWLRQ9HUVLRQD8VHRIWKHVHGDWDVWUXFWXUHVDOORZVOHYHUDJLQJRIGDWDW\SHVDOUHDG\IDPLOLDUWRWKHLQGXVWU\DQGPLQLPL]HVWKHDPRXQWRIDGGLWLRQDOUHVRXUFHVQHHGHGIRUVXSSRUW7KLVGDWDIRUPDWFRQVLVWVRIDVHULHVRI³WDJJHG´GDWDVWUXFWXUHV7KHGDWDW\SHVIURPWKH3OXJDQG3OD\,6$6SHFLILFDWLRQ9HUVLRQDDUHUHSURGXFHGLQWKHIROORZLQJILJXUHV
Offset Field Name
Byte 0 Value = 0xxxxyyyb (Type = Small(0), Small Item Name = xxxx,length = yy bytes
Bytes 1 to n Actual information
)LJXUH,6PDOO5HVRXUFH'DWD7\SH7DJ%LW'HILQLWLRQV
Revision 2.2
291
Offset Field Name
Byte 0 Value = 1xxxxxxxB (Type = Large(1), Large item name =xxxxxxx)
Byte 1 Length of data items bits[7:0] (lsb)
Byte 2 Length of data items bits[15:8] (msb)
Byte 3 to n Actual data items
)LJXUH,/DUJH5HVRXUFH'DWD7\SH7DJ%LW'HILQLWLRQV
7KH,GHQWLILHU6WULQJ[WDJLVWKHILUVW93'WDJDQGSURYLGHVWKHSURGXFWQDPHRIWKHGHYLFH2QH93'5[WDJLVXVHGDVDKHDGHUIRUWKHUHDGRQO\NH\ZRUGVDQGRQH93':[WDJLVXVHGDVDKHDGHUIRUWKHUHDGZULWHNH\ZRUGV7KH93'5OLVWLQFOXGLQJWDJDQGOHQJWKPXVWFKHFNVXPWR]HUR7KHVWRUDJHFRPSRQHQWFRQWDLQLQJWKHUHDGZULWHGDWDLVDQRQYRODWLOHGHYLFHWKDWZLOOUHWDLQWKHGDWDZKHQSRZHUHGRII$WWHPSWVWRZULWHWKHUHDGRQO\GDWDZLOOEHH[HFXWHGDVDQRRS7KHODVWWDJPXVWEHWKH(QG7DJ[)$VPDOOH[DPSOHRIWKHUHVRXUFHGDWDW\SHWDJVXVHGLQDW\SLFDO93'LVVKRZQLQ)LJXUH,
TAG Identifier String
TAG VPD-R list containing one or more VPDkeywords
TAG VPD-W list containing one or more VPDkeywords
TAG End Tag
)LJXUH,5HVRXUFH'DWD7\SH)ODJVIRUD7\SLFDO93'
Revision 2.2
292
I.1. VPD Format,QIRUPDWLRQILHOGVZLWKLQD93'UHVRXUFHW\SHFRQVLVWRIDWKUHHE\WHKHDGHUIROORZHGE\VRPHDPRXQWRIGDWDVHH)LJXUH,7KHWKUHHE\WHKHDGHUFRQWDLQVDWZRE\WHNH\ZRUGDQGDRQHE\WHOHQJWK
$NH\ZRUGLVDWZRFKDUDFWHU$6&,,PQHPRQLFWKDWXQLTXHO\LGHQWLILHVWKHLQIRUPDWLRQLQWKHILHOG7KHODVWE\WHRIWKHKHDGHULVELQDU\DQGUHSUHVHQWVWKHOHQJWKYDOXHLQE\WHVRIWKHGDWDWKDWIROORZV
Keyword Length Data
Byte 0 Byte 1 Byte 2 Bytes 3 through n
)LJXUH,93')RUPDW
93'NH\ZRUGVDUHOLVWHGLQWZRFDWHJRULHVUHDGRQO\ILHOGVDQGUHDGZULWHILHOGV8QOHVVRWKHUZLVHQRWHGNH\ZRUGGDWDILHOGVDUHSURYLGHGDV$6&,,FKDUDFWHUV8VHRI$6&,,DOORZVNH\ZRUGGDWDWREHPRYHGDFURVVGLIIHUHQWHQWHUSULVHFRPSXWHUV\VWHPVZLWKRXWWUDQVODWLRQGLIILFXOW\$QH[DPSOHRIWKH³H[SDQVLRQERDUGVHULDOQXPEHU´93'LWHPLVDVIROORZV
.H\ZRUG 61
/HQJWK K
'DWD ³´
I.2. VPD Compatibility2SWLRQDO93'ZDVVXSSRUWHGLQSULRUYHUVLRQVRIWKLVVSHFLILFDWLRQ)RULQIRUPDWLRQRQWKHSUHYLRXVGHILQLWLRQRI93'VHH3&,/RFDO%XV6SHFLILFDWLRQ5HYLVLRQ
I.3. VPD Definitions7KLVVHFWLRQGHVFULEHVWKHFXUUHQW93'ODUJHDQGVPDOOUHVRXUFHGDWDWDJVSOXVWKH93'NH\ZRUGV7KLVOLVWPD\EHHQKDQFHGDWDQ\WLPH&RPSDQLHVZLVKLQJWRGHILQHDQHZNH\ZRUGVKRXOGFRQWDFWWKH3&,6,*$OOXQVSHFLILHGYDOXHVDUHUHVHUYHGIRU6,*DVVLJQPHQW
Revision 2.2
293
I.3.1. VPD Large and Small Resource Data Tags
93'LVFRQWDLQHGLQIRXUW\SHVRI/DUJHDQG6PDOO5HVRXUFH'DWD7DJV7KHIROORZLQJWDJVDQG93'NH\ZRUGILHOGVPD\EHSURYLGHGLQ3&,GHYLFHV
Large resource type IdentifierString Tag(0x2)
This tag is the first item in the VPD storagecomponent. It contains the name of the board inalphanumeric characters.
Large resource type VPD-RTag(0x10)
This tag contains the read only VPD keywords for aboard.
Large resource type VPD-WTag(0x11)
This tag contains the read/write VPD keywords forthe board.
Small resource type End Tag(0xF)
This tag identifies the end of VPD in the storagecomponent.
I.3.1.1. Read-Only Fields
PN Board Part Number This keyword is provided as an extension to theDevice ID (or Subsystem ID) in the ConfigurationSpace header in Figure 6-1.
EC EC Level of the Board The characters are alphanumeric and represent theengineering change level for this board.
MN Manufacture ID This keyword is provided as an extension to theVendor ID (or Subsystem Vendor ID) in theConfiguration Space header in Figure 6-1. Thisallows vendors the flexibility to identify anadditional level of detail pertaining to the sourcing ofthis device.
SN Serial Number The characters are alphanumeric and represent theunique board Serial Number.
Vx Vendor Specific This is a vendor specific item and the characters arealphanumeric. The second character (x) of thekeyword can be 0 through Z.
Revision 2.2
294
CP Extended Capability This field allows a new capability to be identified inthe VPD area. Since dynamic control/status cannotbe placed in VPD, the data for this field identifieswhere, in the device’s memory or I/O address space,the control/status registers for the capability can befound. Location of the control/status registers isidentified by providing the index (a value between 0and 5) of the Base Address register that defines theaddress range that contains the registers, and theoffset within that Base Address register range wherethe control/status registers reside. The data area forthis field is four bytes long. The first byte containsthe ID of the extended capability. The second bytecontains the index (zero based) of the Base Addressregister used. The next two bytes contain the offset(in little endian order) within that address rangewhere the control/status registers defined for thatcapability reside.
RV Checksum andReserved
The first byte of this item is a checksum byte. Thechecksum is correct if the sum of all bytes in VPD(from VPD address 0 up to and including this byte)is zero. The remainder of this item is reserved space(as needed) to identify the last byte of read-onlyspace. The read-write area does not have achecksum. This field is required.
I.3.1.2 Read/Write Fields
Vx Vendor Specific This is a vendor specific item and the charactersare alphanumeric. The second character (x) ofthe keyword can be 0 through Z.
Yx System Specific This is a system specific item and the charactersare alphanumeric. The second character (x) ofthe keyword can be 0 through 9 and B throughZ.
YA Asset Tag Identifier This is a system specific item and the charactersare alphanumeric. This keyword contains thesystem asset identifier provided by the systemowner.
RW Remaining Read/WriteArea
This descriptor is used to identify the unusedportion of the read/write space. The productvendor initializes this parameter based on thesize of the read/write space or the spaceremaining following the Vx VPD items. One ormore of the Vx, Yx, and RW items are required.
Revision 2.2
295
I.3.2. VPD Example
The following is an example of a typical VPD.
Offset Item Value
0 Large Resource Type ID String Tag(0x02)
0x82 “Product Name”
1 Length 0x0021
3 Data “ABCD Super-FastWidget Controller”
36 Large Resource Type VPD-R Tag (0x10) 0x90
37 Length 0x0059
39 VPD Keyword “PN”
41 Length 0x08
42 Data “6181682A”
50 VPD Keyword “EC”
52 Length 0x0A
53 Data “4950262536”
63 VPD Keyword “SN”
65 Length 0x08
66 Data “00000194”
74 VPD Keyword “MN”
76 Length 0x04
77 Data “1037”
81 VPD Keyword “RV”
83 Length 0x2C
84 Data Checksum
85 Data Reserved (0x00)
Revision 2.2
296
Offset Item Value
128 Large Resource Type VPD-W Tag (0x11) 0x91
129 Length 0x007E
131 VPD Keyword “V1”
133 Length 0x05
134 Data “65A01”
139 VPD Keyword “Y1”
141 Length 0x0D
142 Data “Error Code 26”
155 VPD Keyword “RW”
157 Length 0x61
158 Data Reserved (0x00)
255 Small Resource Type End Tag (0xF) 0x78
Revision 2.2
297
Glossary
64-bit extension A group of PCI signals that support a 64-bit data path.
Address Spaces A reference to the three separate physical addressregions of PCI: Memory, I/O, and Configuration.
agent An entity that operates on a computer bus.
arbitration latency The time that the master waits after having assertedREQ# until it receives GNT#, and the bus returns tothe idle state after the previous master’s transaction.
backplate The metal plate used to fasten an expansion board tothe system chassis.
BIST register An optional register in the header region used forcontrol and status of built-in self tests.
bridge The logic that connects one computer bus to another,allowing an agent on one bus to access an agent onthe other.
burst transfer The basic bus transfer mechanism of PCI. A burst iscomprised of an address phase and one or more dataphases.
bus commands Signals used to indicate to a target the type oftransaction the master is requesting.
bus device A bus device can be either a bus master or target:
• master -- drives the address phase and transactionboundary (FRAME#). The master initiates atransaction and drives data handshaking (IRDY#)with the target.
• target -- claims the transaction by assertingDEVSEL# and handshakes the transaction(TRDY#) with the initiator.
catastrophic error An error that affects the integrity of system operationsuch as a detected address parity error or an invalidPWR_GOOD signal.
Revision 2.2
298
central resources Bus support functions supplied by the host system,typically in a PCI compliant bridge or standardchipset.
command See bus command.
Configuration Address Space A set of 64 registers (DWORDs) used forconfiguration, initialization, and catastrophic errorhandling. This address space consists of two regions:a header region and a device-dependent region.
configuration transaction Bus transaction used for system initialization andconfiguration via the configuration address space.
DAC Dual address cycle. A PCI transaction where a 64-bitaddress is transferred across a 32-bit data path in twoclock cycles. See also SAC.
deadlock When two devices (one a master, the other a target)require the other device to respond first during asingle bus transaction. For example, a masterrequires the addressed target to assert TRDY# on awrite transaction before the master will assert IRDY#.(This behavior is a violation of this specification.)
Delayed Transaction The process of a target latching a request andcompleting it after the master was terminated withRetry.
device See PCI device.
device dependent region The last 48 DWORDS of the PCI configuration space.The contents of this region are not described in thisdocument.
Discard Timer When this timer expires, a device is permitted todiscard unclaimed Delayed Completions (refer toSection 3.3.3.3.3. and Appendix E).
DWORD A 32-bit block of data.
EISA Extended Industry Standard Architecture expansionbus, based on the IBM PC AT bus, but extended to 32bits of address and data.
expansion board A circuit board that plugs into a motherboard andprovides added functionality.
expansion bus bridge A bridge that has PCI as its primary interface andISA, EISA, or Micro Channel as its secondaryinterface. This specification does not preclude the useof bridges to other buses, although deadlock and othersystem issues for those buses have not beenconsidered.
Function A set of logic that is represented by a singleConfiguration Space.
Revision 2.2
299
header region The first 16 DWORDS of a device’s ConfigurationSpace. The header region consists of fields thatuniquely identify a PCI device and allow the device tobe generically controlled.See also device dependent region.
hidden arbitration Arbitration that occurs during a previous access sothat no PCI bus cycles are consumed by arbitration,except when the bus is idle.
host bus bridge A low latency path through which the processor maydirectly access PCI devices mapped anywhere in thememory, I/O, or configuration address spaces.
Idle state Any clock period that the bus is idle (FRAME# andIRDY# deasserted).
Initialization Time The period of time that begins when RST# isdeasserted and completes 225 PCI clocks later.
ISA Industry Standard Architecture expansion bus builtinto the IBM PC AT computer.
keepers Pullup resistors or active components that are onlyused to sustain a signal state.
latency See arbitration latency, master data latency, targetinitial latency, and target subsequent latency.
Latency Timer A mechanism for ensuring that a bus master does notextend the access latency of other masters beyond aspecified value.
master An agent that initiates a bus transaction.
Master-Abort A termination mechanism that allows a master toterminate a transaction when no target responds.
master data latency The number of PCI clocks until IRDY# is assertedfrom FRAME# being asserted for the first data phaseor from the end of the previous data phase.
MC The Micro Channel architecture expansion bus asdefined by IBM for its PS/2 line of personalcomputers.
motherboard A circuit board containing the basic functions (e.g.,CPU, memory, I/O, and expansion connectors) of acomputer.
multi-function device A device that implements from two to eight functions.Each function has its own Configuration Space that isaddressed by a different encoding of AD[10::08]during the address phase of a configurationtransaction.
Revision 2.2
300
multi-master device A single-function device that contains more than onesource of bus master activity. For example, a devicethat has a receiver and transmitter that operateindependently.
NMI Non-maskable interrupt.
operation A logical sequence of transactions, e.g., Lock.
output driver An electrical drive element (transistor) for a singlesignal on a PCI device.
PCI connector An expansion connector that conforms to theelectrical and mechanical requirements of the PCIlocal bus standard.
PCI device A device that (electrical component) conforms to thePCI specification for operation in a PCI local busenvironment.
PGA Pin grid array component package.
phase One or more clocks in which a single unit ofinformation is transferred, consisting of:
• an address phase (a single address transfer in oneclock for a single address cycle and two clocksfor a dual address cycle)
• a data phase (one transfer state plus zero or morewait states)
positive decoding A method of address decoding in which a deviceresponds to accesses only within an assigned addressrange. See also subtractive decoding.
POST Power-on self test. A series of diagnostic routinesperformed when a system is powered up.
pullups Resistors used to insure that signals maintain stablevalues when no agent is actively driving the bus.
run time The time that follows Initialization Time.
SAC Single address cycle. A PCI transaction where a32-bit address is transferred across a 32-bit data pathin a single clock cycle. See also DAC.
shared slot An arrangement on a PCI motherboard that allows aPCI connector to share the system bus slot nearest thePCI bus layout with an ISA, EISA, or MC busconnector. In an MC system, for example, the sharedslot can accommodate either an MC expansion boardor a PCI expansion board.
single-function device A device that contains only one function.
sideband signals Any signal not part of the PCI specification thatconnects two or more PCI-compliant agents and hasmeaning only to those agents.
Revision 2.2
301
Special Cycle A message broadcast mechanism used forcommunicating processor status and/or (optionally)logical sideband signaling between PCI agents.
stale data Data in a cache-based system that is no longer validand, therefore, must be discarded.
stepping The ability of an agent to spread assertion of qualifiedsignals over several clocks.
subtractive decoding A method of address decoding in which a deviceaccepts all accesses not positively decoded by anotheragent. See also positive decoding.
target An agent that responds (with a positiveacknowledgment by asserting DEVSEL#) to a bustransaction initiated by a master.
Target-Abort A termination mechanism that allows a target toterminate a transaction in which a fatal error hasoccurred, or to which the target will never be able torespond.
target initial latency The number of PCI clocks that the target takes toassert TRDY# for the first data transfer.
target subsequent latency The number of PCI clocks that the target takes toassert TRDY# from the end of the previous dataphase of a burst.
termination A transaction termination brings bus transactions toan orderly and systematic conclusion. Alltransactions are concluded when FRAME# andIRDY# are deasserted (an idle cycle). Terminationmay be initiated by the master or the target.
transaction An address phase plus one or more data phases.
turnaround cycle A bus cycle used to prevent contention when oneagent stops driving a signal and another agent beginsdriving it. A turnaround cycle must last one clockand is required on all signals that may be driven bymore than one agent.
wait state A bus clock in which no transfer occurs.
Revision 2.2
302