MVTX Status

Yasser Corrales Morales for the MVTX GroupLANL

1/10/2020sPHENIX General Meeting

Outline

• MVTX Project Status• MVTX geometry and simulation update• Readout R&D highlights

1/10/20 MVTX Status @sPHENIX General Meeting 2

Budget Distribution

• BNL has opened MVTX budget account • MVTX PMP has been approved and signed by BNL• Detailed budget for each institution done, 12/3/2019

• Plan presented in July 2019 MVTX review

• Paperwork submitted to BNL for fund transfer • SOW, detailed budget sheet and cover letter from each institute• LANL, LBNL, MIT, UT-A

1/10/20 MVTX Status @sPHENIX General Meeting 3

One-day MVTX Final Design Review Scheduled 1/29/2020 @BNL

• Final review charge available later today• Focus on the mechanical design readiness for

carbon structure production • Design • Pre-production• Vendor selection

• Also production readiness• Power Units(PU)• Electronics RU and PU cooling plates

• Draft agenda page: https://indico.bnl.gov/event/7165/

1/10/20 MVTX Status @sPHENIX L2 Meeting 4

Stave Production at CERN• In good progress, on schedule

• ~10 HICs/month, used up all good chips in December • 3 wafers delivered in mid December, 45 chips available now, expect 10 more • Next chips delivery expected in late Janaury, 8 wafers, ie, ~120 gold chips, good for 13 weeks

of assembly, last wafers by April 2020 • 23 FPCs available for assembly

• Plan• Resume HIC production in week 2 of 2020• Bond 4 HICs as soon as the bond lab available in January • 1st set of 10~12 staves ready for shipping to LBNL in mid Feb.

• Bi-weekly meeting with CERN• Last meeting, 12/19/2020• Next one, 1/16/2020

1/10/20 MVTX Status @sPHENIX General Meeting 5

Extended Power Flex Cable

Data Flex Cable(FPC)

Cooling tubes

A sPHENIX Stave mounted on the Transport Plate at CERN

HICs/Stave Production Status and Plan (Cont.)

1/10/20 MVTX Status @sPHENIX General Meeting 6

Assembled HICs HICs to be bonded HICs NOK HICs to be glued STAVES OK STAVES NOK

10A201, A202, A203, A204, A205, A206, B201, B202, B203, B204

4B201, B202, B203, B204

1• A202: broken chip

due to glue seepage

1A206

4A201(GOLD/OK), A203(GOLD/OK), A204(GOLD/CAN), A205(GOLD/CAN)

0

• Continue HIC production to create a stock of 10-12 modules in December, to be bonded later in 1/2020• LBNL obtained approval from ALICE/ITS to continue to use the same

ALICE stave/HIC MOSAIC test stand for sPHENIX work

MVTX Geometry and Simulation Update

1/10/20 MVTX Status @sPHENIX General Meeting 7

None of the modifications have been committed yet. Waiting for a broad discussion inside MVTX group.

• New stave GDML file (mvtx_stave_v1.gdml) is available, which matches ALPIDE chip description and dimensions from ALICE implementation in its geometry software:• Fixes on the active matrix size and position in the chip -> Gives a accurate study of MVTX phi coverage

with new layers configuration.

• Implementation of latest configuration for MVTX layers (next slides)• Change layer radius and stave tilt to improve stave overlaps on phi.• Add a phi rotation offset for first stave_0 -> to match real geometry

• Fixes some bugs in • Fix pixel sizes -> right number of pixels (512 x 1024) per chip• Fix a bug in function to get pixel number from local sensor coordinates.

1/10/20 MVTX Status @sPHENIX General Meeting 8

MVTX Geometry and Simulation Update (cont.)

$

$

%

%

� ������

� ������

�/D\

HU�=HUR�2YHUODS��������

�/D\

HU�2QH

�2YHUODS���������

�/D\HU�7ZR�2YHUODS�

�����

�&OHDUDQFH�WR�%HU\OOLXP�%HDP�3LSH���������/D\HU�=HUR����������

�/D\HU�2QH����������

�/D\HU�7ZR���������

�/D\HU�7ZR�5PD[���5�������

�/D\HU�7ZR�5PLG���5�������

�/D\HU�7ZR�50LQ���5�������

�/D\HU�2QH�5PD[���5�������

�/D\HU�2QH�5PLG���5�������

�/D\HU�=HUR�5PD[���5�������

�/D\HU�=HUR�5PLG���5�������

�/D\HU�=HUR�5PLQ���5�������

�/D\HU�=HUR�5PLQ���5������

6(&7,21�$�$6&$/(������

�������

�������

�������

/D\HU�=HUR�����

/D\HU�2QH

����

/D\HU�7ZR

����

6(&7,21�%�%6&$/(������

%HU\OOLXP�%HDP�3LSH

�������

�������

�*OXH��������

�&KLS��������

�3,�DQG

�*OXH�������

�)OH[��������

�6ROGHU��������

�&DSD

FLWRU��������

������

�������

�������

������

�������

5PD[ 5PLG 5PLQ

�������

�������

2�'�RI�$OXPLQXP�%HDP�3LSH�����

�������������������������������������������������6&$/(�����

�6+2:1�:,7+�097;���/$<(5�7+5((���&<66���&</,1'5,&$/�6(&7,21�

6&$/(������

5(9,6,216

=21( 5(9� '(6&5,37,21 '$7( $33529('

$ ,1,7,$/�&+(&.�,1 ���������� -��'RGJH

)

$

� � � �

%

)

� � � �

� �

&

%

&

� �

'

(

� �

'

(

� �

'(&,0$/6� ;� � ����;�; ����;�;; ����

� ��$1*/(6�

81/(66�27+(5:,6(�63(&,),('�',0(16,216�$5(�,1�0,//,0(7(56�

097; ��

0$;,080�$//�0$&+,1('685)$&(6

685)$&(),1,6+�

6((�68%�$66(0%/<�'5$:,1*6

����������-��'RGJH$33529$/6�

'5$:1�%<�

'$7(�

(*,1((5,1*�$33529$/�

0$7(5,$/�

$2)097;���6������'���5(9�6+((7���3$57���6,=(�352-(&7�6&$/(�

097;���6WDYH�/D\RXW

0,7�%$7(6�5(6($5&+�$1'�(1*,1((5,1*�

&(17(5

Current New

MVTX geom in Geant4 (cone view) MVTX assembly drawing

MVTX Readout R&D Highlights

1/10/20 MVTX Status @sPHENIX General Meeting 9

• 10 production version Readout Units (v2) delivered to LANL in the Fall (LANL R&D order, not sPHENIX order)• All boards successfully tested at UT-Austin (October ‘19)• Moving from RUv1 firmware to RUv2 firmware,

successful local communication with RUv2 and staves (December ‘19 to present)

• Working on firmware update to allow communication with back-end FELIX (December ‘19 to present)

• 11m data cables designed for sPHENIX have been delivered and successfully tested at LANL. (December ‘19)• More cables have been ordered (January ‘20)

• Power cables prototypes have been delivered to LANL (December ‘19)• Allows us to power up to 8 HIC/Staves with realistic

cable length and a patch panel rail for test beam• 1 extra cable has same PP connector from ALICE

RUv2 Power Unit sPHENIX Data Cable