If you can't read please download the document
Upload
edgar-maxwell
View
214
Download
0
Embed Size (px)
DESCRIPTION
3 Bad clock signal found Parallel clock P1A (CLK#4-p1 ->P0-p59) (low level floating) Normal parallel clock (not acquired at the same time)