• Home

  • Documents

  • Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown...
14
1 Welcome to my second year course on Digital Electronics. You will find that the slides are supported by notes embedded with the Powerpoint presentations. All my teaching materials are also available on the course webpage: www.ee.ic.ac.uk/pcheung/teaching/ee2_digital/. The QR code here provides a shortcut to go to the course webpage. I will be updating the notes, the laboratory instructions and tutorial problem sheets each week after the lectures. All my lectures will be recorded with Panopto. The recordings will also be upload as soon as possible after the lectures. The course consists of about 16 hours lectures interleaved with 6 problem solving classes. These will be held on Tuesday 4pm to 6pm and Thursday 12 noon to 1pm starting from 18 th of October. Since I have to be away in the first teaching week on College business, I will also have a catch-up lecture on Friday 21 st of October at 4pm. This course follows on from the first year Digital Electronics I course. Unlike the first year course where all gates and flip-flops are assumed to exhibit ideal behaviour, this course will teach you about real-life circuits. Digital circuits are ubiquitous. For example, there are more electronic modules in cars these days than mechanical systems. A mobile has more transistors than human alive on earth, and most of these transistor are digital, i.e. working as on-off switches. Therefore this second year digital electronics course is fundamental to any EEE or EIE education.

Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

  • Upload
    buingoc

  • View
    214

  • Download
    1

Embed Size (px)

Citation preview

Page 1: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

1

WelcometomysecondyearcourseonDigitalElectronics.YouwillfindthattheslidesaresupportedbynotesembeddedwiththePowerpointpresentations.Allmyteachingmaterialsarealsoavailableonthecoursewebpage:www.ee.ic.ac.uk/pcheung/teaching/ee2_digital/.TheQRcodehereprovidesashortcuttogotothecoursewebpage.Iwillbeupdatingthenotes,thelaboratoryinstructionsandtutorialproblemsheetseachweekafterthelectures.AllmylectureswillberecordedwithPanopto.Therecordingswillalsobeuploadassoonaspossibleafterthelectures.

Thecourseconsistsofabout16hourslecturesinterleavedwith6problemsolvingclasses.ThesewillbeheldonTuesday4pmto6pmandThursday12noonto1pmstartingfrom18th ofOctober.SinceIhavetobeawayinthefirstteachingweekonCollegebusiness,Iwillalsohaveacatch-uplectureonFriday21st ofOctoberat4pm.

ThiscoursefollowsonfromthefirstyearDigitalElectronicsIcourse.Unlikethefirstyearcoursewhereallgatesandflip-flopsareassumedtoexhibitidealbehaviour,thiscoursewillteachyouaboutreal-lifecircuits.

Digitalcircuitsareubiquitous.Forexample,therearemoreelectronicmodulesincarsthesedaysthanmechanicalsystems.Amobilehasmoretransistorsthanhumanaliveonearth,andmostofthesetransistoraredigital,i.e.workingason-offswitches.ThereforethissecondyeardigitalelectronicscourseisfundamentaltoanyEEEorEIEeducation.

Page 2: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

2

Lastyearyoulearnedaboutimplementingdigitalcircuitsusinggatessuchastheoneshownhere.YoucanstillbuythischipwithFOURNANDgatesinonepackageandthisisknownasdiscretelogic.Wegenerallydonotusetheseanymore.Itisslow,expensive,consumeslotsofenergyandveryhardtouse.

Nevertheless,itisgoodtolearnaboutNANDandNORgatesbecause,usingDeMorgan’stheorem,youcouldintheorydesignandimplementanInteli7microprocessorusingusetwoinputNANDorNORgatesalone. NANDorNORgatesthereforecouldberegardedasthebuildingblockofalldigitalcircuits.Similarly,youcouldintheorybuildacarusingonlybasicLegoblocks.Unfortunatelysuchacarwouldnotbeverygood.

Page 3: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

3

Inearlydaysofintegratedcircuits,designersstartedusingrowsofbasicgates(shownasthedarkstuffherearrangedinrows).Theseareeithercompletelycustomised (full-custom)oritismadewithstandardrowsofgatesbutleavingthegatesunconnected.Foraspecificdesign,thegatesareconnectthroughmetallinesinthewiringchannels.Thereforethecustomisation isonlyinthewiringmetallayersandnotthelayerswithtransistors.Thisisknownas“semi-custom”application-specificintegratedcircuits(ASICs).

Page 4: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

4

Ofcourseyoucanalsocustomise everything– eachtransistorandeachwiringconnectedinafull-custommanner.HereisthelayoutofInteli7microprocessor(with4cores).Designingsuchacircuitisveryexpensive,highlyrisky,andoncedesigned,itcannotbechangedeasily.

Mostapplicationsinelectronicindustrycannotaffordtoembarkonsuchadesign.ThisdrivestheriseoftheFieldProgrammableGateArray.

Page 5: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

5

SowhatisanFPGA?YoucameacrosstheideaofProgrammableLogicDeviceinthefirstyear,wheretheusercanprogramwhatthelogicgatedoes(beitaNANDorNORorsomeformofSUM-of-PRODUCTimplementation)oranadder,youasauser,can“program” thechiptoperformthatlogicfunction.Nowwecanaddanotherlayerofuserprogrammability– youcanprogramhowtheselogicgatesareconnectedtogether!Inthatway,wehaveageneralprogrammablelogicchip.Unlikethemicroprocessorwheretheprogramisjusttheinstructiontofixdigitalhardware,hereyoucanprogramthehardwareitself!

ThefirstFPGAwasintroducedbyXilinxin1985.Ithasarraysoflogicblockswhichareprogrammable.ItissurroundedbyPROGRAMMABLEROUTINGRESOURCES,whichallowstheusertodefinetheinterconnectionsbetweenthelogicblocks.Italsohaslotsofveryflexibleinputandoutputcircuits(programmableforTTL,CMOSandotherinterfacestandards).

Nowadays,therearetwomajorplayersintheFPGAdomain:XilinxandAltera(nowpartofIntel).Thesetwocompanydominate90%oftheFPGAmarketwithroughlyequalshare.

Page 6: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

6

LetuslookinsideanFPGA.Considerthelogicblockshowninblueinthelastslide(AlteracallstheirlogicblockaLogicElement(LE)).TypicallyanLEconsistsofa4-inputLook-upTable(LUT)andaD-flipflop.LetusfornowNOTtoworryabouthowthe4-LUTisimplementedinternally.Justtreatthisasa4-inputcombinatorialcircuitwhichproducesoneoutputsignalasshownhere.TheIMPORTANTcharacteristicisthatthe4-LUTcanbeuserdefined(orprogrammable)toimplementANY4-inputBooleanfunction.Aswewillseelater,thelookuptableisactuallyimplementedwithabunchofmultiplexers.

Page 7: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

7

TheLogicElementsaresurroundedbylotsofroutingwiresandinterconnectionswitches.TypicallyasignalwiretotheLogicBlockorLogicElementcanbeconnectedtoanyofthesewiringchannelsthroughaprogrammableconnection(essentiallyadigitalswitch).XilinxFPGAsalsohavededicatedswitchblocksshownhere.Horizontalandverticalwirescanbeconnectedthroughsuchaswitchblockwithprogrammableswitches(fornow,don’tworryhowthat’sdone).

FPGAshavehugeamountoftheseprogrammableresourcesandswitches.Typicallyaverysmallpercentageofthesearebeingconnected(i.e.ON)foragivenapplication.

ThemainadvantageandattractionofFPGAcomesfromtheprogrammableinterconnect– moresothantheprogrammablelogic.

Page 8: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

8

ProgramminganFPGAiscalled“configuration”.Inprogrammingacomputerormicroprocessor,wesendtothecomputerinstructioncodesas‘1’sand‘0’s.Theseareinterpreted(ordecoded)bythecomputerwhichwillfollowtheinstructiontoperformtasks.Themicroprocessorneedstobefedtheseprogramcodescontinuouslyforittofunction.

InFPGAs,youonlyneedtoconfigure thechipONCEonpower-up.YoudownloadtothechipaBITSTREAM (alsobitsin‘1’sand‘0’s),whichdeterminesthelogicfunctionsperformedbytheLogicElements,andtheinterconnectingswitchesinordertoconnectthedifferentLEstogethertomakeupyourcircuit.Oncethebitstream isreceived,theFPGAnolongerneedstoreadthe1’sand0’sagain,veryunlikeamicroprocessorwhichhastocontinuallydecodingthemachineinstructions.That’swhywesaythatweconfigure anFPGA(insteadofprogramminganFPGA,althoughthetwowordsareusedinterchangeably).

WhathappenswhenyouconfigureanFPGA?Letusconsiderthe4-inputLUTscircuit.Thisistypicallyimplementusingatreeoffourlayersof2-inputto1-outputmultiplexers.Theentirecircuitisbehavinglikea16-to-1multiplexerusingthe4inputsABCDasthecontroloftheMUXtree.Forexample,ifABCD=0000,thenthetop-mostinputoftheMUXisroutedtoYoutput.

Inthisway,ABCDformstheinputcolumnsofatruthtable.For4-inputs,thetruthtablehas16entries.TheoutputYforeachofthetruthtableentrycorrespondstotheinputoftheMUX.Configurationinvolvesfixingtheinputstothe16-to-1MUXbystoring‘1’ or‘0’ intheregistersR.Changingthe16valuesstored,youcanchangetotruth-tabletoanythingyouwant.

Page 9: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

9

Toconfiguretheprogrammablerouting,letuslookathowtheroutingcircuitworks.TakeXilinxSWITCHBLOCKcircuit(greenblocksinslide7).Thisblockcontrolstheconnectionsbetweenfourhorizontalchannelsandfourverticalchannels.Thediamondshapedblockisapotentialinterconnectsite.Insidetheswitchblockcircuit,thereare6transistorswitcheswhichareinitiallyallOFF(oropencircuit).

ThegateinputofEACHswitchiscontrolledbytheoutputofa1-bitregister(e.g.a1-bitD-FF).Iftheregisterstoresa‘1’,theroutingtransistorwillhaveitsgatedrivenhigh.SincethetransistorisannMOS transistor,itwillbecomeconducting.Inthisway,configuringtheroutingresourcessimplymeansthatthecorrect‘1’sand‘0’sarestoredintheregistersthatcontroltheseroutingtransistors.

Asyouwouldexpect,typicallyanFPGAwouldhavehundredsofthousandsoftheseroutingswitches,mostoftheseareOFF.Onceprogrammed,theinterconnectionsaremade.Theboldlinesinthediagramabove(afterprogramming)showstheprogrammedconnections.

Bitsteam informationusedforconfigurationpurposeareusuallystoredonaflashmemorychip,whichisdownloadtotheFPGAduringpower-up– similarto“bootingupacomputer”.Oncethisisdone,theFPGAisprogammed toperformaspecificuserfunction(e.g.yourdesignintheVERIexperiment).

Alternativelyyoucansendthebitstream totheFPGAviaacomputerconnectiontothechip.OntheDE1-SOCboard,itdoesboth.Powerup DE1willconfiguretheCycloneVFPGAchiptoa“waiting”mode,whichmakestheDE1boardtalktothecomputerviatheUSBportwhileflashingthelightsONandOFF.Youthensendtotheboardabitstream ofyourdesignviatheUSBport.

Page 10: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

10

LetusnowlookattheFPGAthatyouwilluseforthiscourse.TheAlteraCycloneVFPGAhasamoreadvancedprogrammablelogicelementthanthesimple4-inputLUTthatwehaveconsidereduptonow.ThecallthisaAdaptiveLogicModuleorALM.

AnALMcantakeupto8Booleaninputsignalsandproducesfouroutputswithorwithoutaregister.Additionally,eachALMalsocanperformthefunctionofa2-bitbinaryfulladder.

AsauseroftheCycloneVFPGA,youdon’tactuallyneedtoworrytoomuchaboutexactlyhowtheALMisconfiguredtoimplementyourdesign.TheCADsoftwarewilltakecareofthemappingbetweenyourdesignandthephysicalimplementationusingtheALMs.Itishoweverusefultoknowthatasthetechnologyevolves,moreandmorecomplicatedprogrammablelogicelementsarebeingdevelopedbythemanufacturersinordertoimprovetheareautilizationoftheFPGAs.

TheCycloneVontheDE1-SOCboardhas32,000ALMs,whichcouldbeestimatedtobeequivalentto85K+theoldstyleLEs.Puttingthisincontext,youcouldputontothisonechip2,00032-bitbinaryaddercircuits!

Page 11: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

11

TheCycloneVismuchmorethanjustanFPGAwithabunchofLogicElements(orALMs).OurchipintheDE1boardhas32,000ALMs,whichisaround85Koldstyle4-inputLUTLEs.Ontopofthat,italsohasover4Mbitofembeddedmemory,87DSPblocks(todomultiply-accumulateoperationsneededforsignalprocessing),andevenadual-coreARMmicroprocessor!

Ithashard-logictoimplementPCIe interface(tofastperipherals)andexternalmemoryinterfacetoconnecttoexternalmemory.Itisatrulypowerfulchipontowhichonecouldimplementanentiredigitalelectronicsystem.ThereforeAlteracallthisCycloneVSystem-on-Chip(SoC).

Page 12: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

12

Forthiscourse,youwillbedesigningcircuitsusingthefreeversionofthedesignsuiteknownasQuartus PrimeLitefromAltera.Youcandownloadyourowncopyontoyournotebookmachine,oryoucanusetheversionsthatareinstalledinanyPCslocatedanywhereinthedepartment.

ThisverypowerfuldesigntoolcontainseverythingyouneedtodesignacomplexdigitalsystemONYOUROWNCOMPUTER!However,thesoftwareonlyrunsoneitheraMSWindowsoraLinuxoperatingsystem.IfyouareusingaMac,youwouldneedtorunaVirtualMachineapplications(suchasVirtualBox)andinstallWindowsorLinuxbeforeinstallingQuartus software.

Bewarethatthesoftwareisverylarge– youneedtohaveseveralGBoffreediskspace.TheminimumrequiredRAMis4GB,and8GBisrecommended.

Ifyourlaptopissuitable,dodownloadthissoftwareandplaywithitathome.

Page 13: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

13

ThisslideshowsyouthefunctionalblocksoftheDE1-SoCboard.Thishaseverythingyouneedtestbasicdesignsinvolvingswitches,7-segmentdisplaysandevenaVGAoutput.

Page 14: Lecture 2 - Introduction to FPGAs 2... · Xilinx FPGAs also have dedicated switch blocks shown here. Horizontal and vertical wires can be connected through such a switch block with

14

Ialsoprovideapurpose-builtADC/DACboardtosupportthelabexperiment.Thisadd-onboardinonlyneededinweek3onwardsduringthelaboratorysessions.Sofornow,youcanignoreit.


Lecture Xilinx Iseand FPGAs

Lecture Xilinx Iseand FPGAs

Documents
Analog Solutions for Xilinx FPGAs Product Guide · 2020-03-09 · Analog Solutions for Xilinx FPGAs A message from the Vice President, Portfolio and Solutions Marketing, Xilinx, Inc

Analog Solutions for Xilinx FPGAs Product Guide · 2020-03-09 · Analog Solutions for Xilinx FPGAs A message from the Vice President, Portfolio and Solutions Marketing, Xilinx, Inc

Documents
ANALOG SOLUTIONS FOR XILINX FPGAs - Maxim IntegratedAnalog Solutions for Xilinx FPGAs A message from the Vice President, Portfolio and Solutions Marketing, Xilinx, Inc. Dear Customers,

ANALOG SOLUTIONS FOR XILINX FPGAs - Maxim IntegratedAnalog Solutions for Xilinx FPGAs A message from the Vice President, Portfolio and Solutions Marketing, Xilinx, Inc. Dear Customers,

Documents
Integrated High Power Solutions for Xilinx FPGAs · analog.com/multioutput-regulators Integrated, High Power . Solutions for Xilinx FPGAs. Modern, high performance, FPGA-based systems

Integrated High Power Solutions for Xilinx FPGAs · analog.com/multioutput-regulators Integrated, High Power . Solutions for Xilinx FPGAs. Modern, high performance, FPGA-based systems

Documents
Xilinx XAPP467 Using Embedded Multipliers in Spartan-3 FPGAs v1

Xilinx XAPP467 Using Embedded Multipliers in Spartan-3 FPGAs v1

Documents
Proven Power Reduction with Xilinx UltraScale FPGAs (WP466) · White Paper: UltraScale FPGAs WP466 (v1.1) October 15, 2015 Proven Power Reduction with Xilinx UltraScale FPGAs By:

Proven Power Reduction with Xilinx UltraScale FPGAs (WP466) · White Paper: UltraScale FPGAs WP466 (v1.1) October 15, 2015 Proven Power Reduction with Xilinx UltraScale FPGAs By:

Documents
Analog Devices Connectivity to Xilinx FPGAs HDL Drivers

Analog Devices Connectivity to Xilinx FPGAs HDL Drivers

Documents
Xilinx ChipScope Pro Tutorial sobre o uso da ferramenta de depuração de FPGAs da Xilinx

Xilinx ChipScope Pro Tutorial sobre o uso da ferramenta de depuração de FPGAs da Xilinx

Documents
Xilinx UG429 7 Series FPGAs Migration Methodology Guide

Xilinx UG429 7 Series FPGAs Migration Methodology Guide

Documents
Stratix III FPGAs vs. Xilinx Virtex-5 ... - Intel FPGA and SoC · PDF fileWhite Paper Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison October

Stratix III FPGAs vs. Xilinx Virtex-5 ... - Intel FPGA and SoC · PDF fileWhite Paper Stratix III FPGAs vs. Xilinx Virtex-5 Devices: Architecture and Performance Comparison October

Documents
Xilinx DS136, QPro Virtex-II Pro 1.5V Platform FPGAs Data

Xilinx DS136, QPro Virtex-II Pro 1.5V Platform FPGAs Data

Documents
Xilinx XAPP852 RLDRAM II Memory Interface for Virtex-5 FPGAs

Xilinx XAPP852 RLDRAM II Memory Interface for Virtex-5 FPGAs

Documents
Simplifying MSO-based debug of designs with Xilinx FPGAs

Simplifying MSO-based debug of designs with Xilinx FPGAs

Documents
Integrated Power Solutions for Xilinx FPGAs - Analog · PDF fileIntegrated Power Solutions for Xilinx FPGAs Modern high performance FPGA-based systems require an increasing number

Integrated Power Solutions for Xilinx FPGAs - Analog · PDF fileIntegrated Power Solutions for Xilinx FPGAs Modern high performance FPGA-based systems require an increasing number

Documents
7 Series FPGAs Configuration - Xilinx - All Programmable Series FPGAs Configuration User Guide

7 Series FPGAs Configuration - Xilinx - All Programmable Series FPGAs Configuration User Guide

Documents
Integrating Arm Cortex-M Processors into Xilinx FPGAs

Integrating Arm Cortex-M Processors into Xilinx FPGAs

Documents
Xilinx XAPP753 Interfacing Xilinx FPGAs to TI DSP Platforms using

Xilinx XAPP753 Interfacing Xilinx FPGAs to TI DSP Platforms using

Documents
Analog for Xilinx (R) FPGAs Selection Guide - 2015 (Rev. B)

Analog for Xilinx (R) FPGAs Selection Guide - 2015 (Rev. B)

Documents
Main Components Transmitting/Receiving Nodes: Four Xilinx Spartan IIE FPGAs

Main Components Transmitting/Receiving Nodes: Four Xilinx Spartan IIE FPGAs

Documents
High Performance Computing Using FPGAs - Xilinx

High Performance Computing Using FPGAs - Xilinx

Documents
OpenSPARC T1 on Xilinx FPGAs – Updates Thomas ThatcherPaul Hartke thomas.thatcher@sun.comPaul.Hartke@Xilinx.Com OpenSPARC Engineering Xilinx University

OpenSPARC T1 on Xilinx FPGAs – Updates Thomas ThatcherPaul Hartke [email protected]@Xilinx.Com OpenSPARC Engineering Xilinx University

Documents
Xilinx XAPP951 Configuring Xilinx FPGAs with SPI Serial ... · The CSO_B signal is used on Spartan-3E FPGAs and the FCS_B signal is used on the Virtex-5 FPGAs to interface to the

Xilinx XAPP951 Configuring Xilinx FPGAs with SPI Serial ... · The CSO_B signal is used on Spartan-3E FPGAs and the FCS_B signal is used on the Virtex-5 FPGAs to interface to the

Documents
Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Xilinx CPLDs and FPGAs Lecture L1.1. CPLDs and FPGAs XC9500 CPLD Spartan II FPGA Virtex FPGA

Documents
Tools for synthesis and implementation using Xilinx FPGAs

Tools for synthesis and implementation using Xilinx FPGAs

Documents
Xilinx XAPP753 Interfacing Xilinx FPGAs to TI DSP · PDF fileR Interfacing Xilinx FPGAs to TI DSP Platforms Using the EMIF Application Note XAPP753 (v2.0.1) January 29, 2007

Xilinx XAPP753 Interfacing Xilinx FPGAs to TI DSP · PDF fileR Interfacing Xilinx FPGAs to TI DSP Platforms Using the EMIF Application Note XAPP753 (v2.0.1) January 29, 2007

Documents
Xilinx XAPP951 Configuring Xilinx FPGAs with SPI … Xilinx FPGAs with SPI Serial Flash Author: Stephanie Tapp SPI Basics XAPP951 (v1.3) September 23, 2010 2 The master FPGA device

Xilinx XAPP951 Configuring Xilinx FPGAs with SPI … Xilinx FPGAs with SPI Serial Flash Author: Stephanie Tapp SPI Basics XAPP951 (v1.3) September 23, 2010 2 The master FPGA device

Documents
Debugging Embedded Cores in Xilinx FPGAs - Lauterbach · Debugging Embedded Cores in Xilinx FPGAs 3 Introduction ©1989-2016 Lauterbach GmbH Debugging Embedded Cores in Xilinx FPGAs

Debugging Embedded Cores in Xilinx FPGAs - Lauterbach · Debugging Embedded Cores in Xilinx FPGAs 3 Introduction ©1989-2016 Lauterbach GmbH Debugging Embedded Cores in Xilinx FPGAs

Documents
Xilinx ChipScope Pro Tutorial sobre o uso da Ferramenta de Depuração Intrachip de FPGAs da Xilinx

Xilinx ChipScope Pro Tutorial sobre o uso da Ferramenta de Depuração Intrachip de FPGAs da Xilinx

Documents
Xilinx CPLDs and FPGAs

Xilinx CPLDs and FPGAs

Documents
Assessing and Mitigating Radiation Effects in Xilinx FPGAs · Assessing and Mitigating Radiation Effects in Xilinx FPGAs ... Assessing and Mitigating Radiation Effects in Xilinx

Assessing and Mitigating Radiation Effects in Xilinx FPGAs · Assessing and Mitigating Radiation Effects in Xilinx FPGAs ... Assessing and Mitigating Radiation Effects in Xilinx

Documents