Full Differential Analog Input 24-Bit, 192-kHz Stereo A/D ?· 1features applications description pcm1804…

  • View
    213

  • Download
    0

Embed Size (px)

Transcript

  • 1FEATURES APPLICATIONS

    DESCRIPTION

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    FULL DIFFERENTIAL ANALOG INPUT 24-BIT, 192-kHzSTEREO A/D CONVERTER

    AV Amplifier23 24-Bit Delta-Sigma Stereo A/D Converter MD Player High Performance: Digital VTR Dynamic Range: 112 dB (Typical) Digital Mixer SNR: 111 dB (Typical) Digital Recorder THD+N: 102 dB (Typical)

    High-Performance Linear Phase AntialiasDigital Filter:

    The PCM1804 is a high-performance, single-chip Pass-Band Ripple: 0.005 dB stereo A/D converter with fully differential analog Stop-Band Attenuation: 100 dB voltage input. The PCM1804 uses a precision

    delta-sigma modulator and includes a linear phase Fully Differential Analog Input: 2.5 Vantialias digital filter and high-pass filter (HPF) that Audio Interface: Master- or Slave-Moderemoves dc offset from the input signal. TheSelectable PCM1804 is suitable for a wide variety of mid- to

    Data Formats: Left-Justified, I2S, Standard high-grade consumer and professional applications,24-Bit, and DSD where excellent performance and 5-V analog supply

    and 3.3-V digital power-supply operation are required. Function:The PCM1804 can achieve both PCM audio and Peak Detection DSD format due to the precision delta-sigma

    High-Pass Filter (HPF): 3 dB at 1 Hz, modulator. The PCM1804 is fabricated using anfS = 48 kHz advanced CMOS process and is available in a small

    28-pin SSOP package. Sampling Rate up to 192 kHz System Clock: 128 fS, 256 fS, 384 fS,

    512 fS, or 768 fS Dual Power Supplies:

    5 V for Analog 3.3 V for Digital

    Power Dissipation: 225 mW Small 28-Pin SSOP DSD Output: 1 Bit, 64 fS

    1

    Please be aware that an important notice concerning availability, standard warranty, and use in critical applications ofTexas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

    2System Two, Audio Precision are trademarks of Audio Precision, Inc.3All other trademarks are the property of their respective owners.

    PRODUCTION DATA information is current as of publication date. Copyright 20012007, Texas Instruments IncorporatedProducts conform to specifications per the terms of the TexasInstruments standard warranty. Production processing does notnecessarily include testing of all parameters.

    http://focus.ti.com/docs/prod/folders/print/pcm1804.html

  • www.ti.com

    PIN ASSIGNMENTS

    123

    456789

    1011121314

    282726

    252423222120

    1918171615

    VREFLAGNDLVCOMLVINL+VINLFMT0FMT1

    S/MOSR0OSR1OSR2

    BYPASDGND

    VDD

    VREFRAGNDRVCOMRVINR+VINRAGNDVCCOVFLOVFRRSTSCKILRCK/DSDBCKBCK/DSDLDATA/DSDR

    PCM1804 PACKAGE(TOP VIEW)

    P0007-02

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    This device contains circuits to protect its inputs and outputs against damage due to high static voltages or electrostatic fields.These circuits have been qualified to protect this device against electrostatic discharges (ESD) of up to 2 kV according toMIL-STD-883C, Method 3015; however, it is advised that precautions be taken to avoid application of any voltage higher thanmaximum-rated voltages to these high-impedance circuits. During storage or handling, the device leads should be shorted togetheror the device should be placed in conductive foam. In a circuit, unused inputs should always be connected to an appropriate logicvoltage level, preferably either VCC or ground. Specific guidelines for handling devices of this type are contained in the publicationElectrostatic Discharge (ESD) (SSYA008), available from Texas Instruments.

    2 Submit Documentation Feedback Copyright 20012007, Texas Instruments Incorporated

    Product Folder Link(s): PCM1804

    http://focus.ti.com/docs/prod/folders/print/pcm1804.htmlhttp://www-s.ti.com/sc/techlit/SSYA008http://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLES022C&partnum=PCM1804http://focus.ti.com/docs/prod/folders/print/pcm1804.html

  • www.ti.com

    HPF

    HPF

    Power Supply

    CLKControl

    Delta-SigmaModulator (L)

    VREFL

    VREFR

    Delta-SigmaModulator (R)

    DecimationFilter (L)

    DecimationFilter (R)

    SerialOutput

    Interface

    SCKI

    VINL+

    VINL

    VCOML

    AGNDL

    VREFL

    VREFR

    AGNDR

    VCOMR

    VINR+

    VINR

    VCC AGND DGND VDD

    OSR0

    OSR1

    OSR2

    S/M

    FMT0

    FMT1

    LRCK/DSDBCK

    BCK/DSDL

    DATA/DSDR

    OVFL

    OVFR

    BYPAS

    RST

    B0029-01

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    FUNCTIONAL BLOCK DIAGRAM

    Copyright 20012007, Texas Instruments Incorporated Submit Documentation Feedback 3

    Product Folder Link(s): PCM1804

    http://focus.ti.com/docs/prod/folders/print/pcm1804.htmlhttp://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLES022C&partnum=PCM1804http://focus.ti.com/docs/prod/folders/print/pcm1804.html

  • www.ti.com

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    Terminal FunctionsTERMINAL

    I/O DESCRIPTIONSNAME PINAGND 23 Analog groundAGNDL 2 Analog ground for VREFLAGNDR 27 Analog ground for VREFRBCK/DSDL 16 I/O Bit clock input/output in PCM mode. L-channel audio data output in DSD mode. (1)

    BYPAS 12 I HPF bypass control. High: HPF disabled, Low: HPF enabled (1)

    DATA/DSDR 15 O L-channel and R-channel audio data output in PCM mode. R-channel audio data output in DSD mode. (DSDoutput, when in DSD mode)

    DGND 13 Digital groundFMT0 6 I Audio data format 0. See Table 5. (2)

    FMT1 7 I Audio data format 1. See Table 5. (2)

    LRCK/DSDBCK 17 I/O Sampling clock input/output in PCM and DSD modes. (1)

    OSR0 9 I Oversampling ratio 0. See Table 1 and Table 2. (2)

    OSR1 10 I Oversampling ratio 1. See Table 1 and Table 2. (2)

    OSR2 11 I Oversampling ratio 2. See Table 1 and Table 2. (2)

    OVFL 21 O Overflow signal of L-channel in PCM mode. This is available in PCM mode only.OVFR 20 O Overflow signal of R-channel in PCM mode. This is available in PCM mode only.RST 19 I Reset, power-down input, active-low (2)

    SCKI 18 I System clock input; 128 fS, 256 fS, 384 fS, 512 fS, or 768 fS. (3)

    S/M 8 I Slave/master mode selection. See Table 4. (2)

    VCC 22 Analog power supplyVCOML 3 L-channel analog common-mode voltage (2.5 V)VCOMR 26 R-channel analog common-mode voltage (2.5 V)VDD 14 Digital power supplyVINL 5 I L-channel analog input, negative pinVINL+ 4 I L-channel analog input, positive pinVINR 24 I R-channel analog input, negative pinVINR+ 25 I R-channel analog input, positive pinVREFL 1 L-channel voltage reference output, requires capacitors for decoupling to AGNDVREFR 28 R-channel voltage reference output, requires capacitors for decoupling to AGND

    (1) Schmitt-trigger input(2) Schmitt-trigger input with internal pulldown (51 k typically), 5-V tolerant.(3) Schmitt-trigger input, 5-V tolerant.

    4 Submit Documentation Feedback Copyright 20012007, Texas Instruments Incorporated

    Product Folder Link(s): PCM1804

    http://focus.ti.com/docs/prod/folders/print/pcm1804.htmlhttp://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLES022C&partnum=PCM1804http://focus.ti.com/docs/prod/folders/print/pcm1804.html

  • www.ti.com

    ABSOLUTE MAXIMUM RATINGS

    RECOMMENDED OPERATING CONDITIONS

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    over operating free-air temperature range (unless otherwise noted) (1)

    VCC 0.3 V to 6.5 VSupply voltageVDD 0.3 V to 4 V

    Ground voltage differences AGND, AGNDL, AGNDR, DGND 0.1 VSupply voltage difference VCC, VDD VCC VDD < 3 V

    FMT0, FMT1, S/M, OSR0, OSR1, OSR2, SCKI, RST 0.3 V to 6.5 VDigital input voltage

    BYPAS, DATA/DSDR, BCK/DSDL, LRCK/DSDBCK, OVFL, OVFR 0.3 V to (VDD + 0.3 V)Analog input voltage VREFL, VREFR, VCOML, VCOMR, VINL+, VINR+, VINL, VINR 0.3 V to (VCC + 0.3 V)Input current (any pins except supplies) 10 mA

    TA Ambient temperature under bias 40C to 125CTstg Storage temperature 55C to 150CTJ Junction temperature 150C

    Lead temperature (soldering) 260C, 5 sPackage temperature (IR reflow, peak) 260C

    (1) Stresses beyond those listed under "absolute maximum ratings may cause permanent damage to the device. These are stress ratingsonly, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operatingconditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

    over operating free-air temperature range

    MIN NOM MAX UNITAnalog supply voltage, VCC 4.75 5 5.25 VDigital supply voltage, VDD 3 3.3 3.6 VAnalog input voltage, full-scale (0 dB), differential input 5 Vp-pDigital input logic family TTL compatible

    System clock 8.192 36.864 MHzDigital input clock frequency

    Sampling clock 32 192 kHzDigital output load capacitance 10 pFOperating free-air temperature, TA 10 70 C

    Copyright 20012007, Texas Instruments Incorporated Submit Documentation Feedback 5

    Product Folder Link(s): PCM1804

    http://focus.ti.com/docs/prod/folders/print/pcm1804.htmlhttp://www.go-dsp.com/forms/techdoc/doc_feedback.htm?litnum=SLES022C&partnum=PCM1804http://focus.ti.com/docs/prod/folders/print/pcm1804.html

  • www.ti.com

    ELECTRICAL CHARACTERISTICS

    PCM1804

    SLES022CDECEMBER 2001REVISED OCTOBER 2007

    All specifications at TA = 25C, VCC = 5 V, VDD = 3.3 V, master mode, single-speed mode, fS = 48 kHz, system clock = 256 fS,24-bit data, unless otherwise noted.

    PCM1804DBPARAMETER TEST CONDITIONS UNIT

    MIN TYP MAXResolution 24 Bits

    DATA FORMATAudio data interface format Standard, I2S, left-justifiedAudio data bit length 24 Bits

    MSB f