10
Design and Performance Test of Three Phased Synchronous Reference Frame-Phase Locked Loop (SRF-PLL) using DSPIC30F4011 by Iwan Setiawan Submission date: 19-Mar-2019 11:14PM (UTC+0700) Submission ID: 1096049771 File name: ICITACEE-_design_and_performance.pdf (1.16M) Word count: 2570 Character count: 13345

DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,

  • Upload
    others

  • View
    13

  • Download
    0

Embed Size (px)

Citation preview

Page 1: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,

Design and Performance Test ofThree Phased Synchronous

Reference Frame-Phase LockedLoop (SRF-PLL) using

DSPIC30F4011by Iwan Setiawan

Submission date: 19-Mar-2019 11:14PM (UTC+0700)Submission ID: 1096049771File name: ICITACEE-_design_and_perf ormance.pdf (1.16M)Word count: 2570Character count: 13345

Page 2: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 3: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 4: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 5: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 6: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 7: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,
Page 8: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,

9%SIMILARITY INDEX

%INTERNET SOURCES

9%PUBLICATIONS

%STUDENT PAPERS

1 4%

2 1%

3

Design and Performance Test of Three Phased SynchronousReference Frame-Phase Locked Loop (SRF-PLL) usingDSPIC30F4011ORIGINALITY REPORT

PRIMARY SOURCES

Abdul Haris Kuspranoto, Syah Jahan AlAchmad, Iwan Setiawan, Mochammad Facta."Design and Development of Injection CurrentControl On Inverter-Based ProportionalResonant Method", 2018 5th InternationalConference on Information Technology,Computer, and Electrical Engineering(ICITACEE), 2018Publicat ion

Trias Andromeda, Betantya Nugroho, SusatyoHandoko, Azli Yahya, Hermawan, MochammadFacta, Iwan Setiawan. "Maximum PowerTracking of Solar Panel using Modif iedIncremental Conductance Method", 2018 5thInternational Conference on InformationTechnology, Computer, and ElectricalEngineering (ICITACEE), 2018Publicat ion

Rofiatul Izah, Subiyanto Subiyanto, Dhidik

Page 9: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,

1%

4 1%

5 <1%

6 <1%

7 <1%

Prastiyanto. "Improvement of DSOGI PLLSynchronization Algorithm with Filter on Three-Phase Grid-connected Photovoltaic System",Jurnal Elektronika dan Telekomunikasi, 2018Publicat ion

Natanael Novalutf i Prasetiyo, Leonardus HeruPratomo. "Design and Implementation ofInverter Single Phase Nine-Level UsingPIC18F4550", 2018 5th InternationalConference on Information Technology,Computer, and Electrical Engineering(ICITACEE), 2018Publicat ion

Golestan, S., M. Monfared, and F.D. Freijedo."Design-Oriented Study of AdvancedSynchronous Reference Frame Phase-LockedLoops", IEEE Transactions on PowerElectronics, 2012.Publicat ion

"Information Systems Design and IntelligentApplications", Springer Nature, 2018Publicat ion

A. Nagliero, R. A. Mastromauro, M. Liserre, A.Dell'Aquila. "Monitoring and synchronizationtechniques for single-phase PV systems",SPEEDAM 2010, 2010Publicat ion

Page 10: DSPIC30F4011 Loop (SRF-PLL) usingeprints.undip.ac.id/71809/36/cek_Similarity_Design_and_Performance_Test.pdf · DSPIC30F4011 ORIGINALITY REPORT PRIMARY SOURCES Abdul Haris Kuspranoto,

8 <1%

Exclude quotes On

Exclude bibliography On

Exclude matches Of f

Felipe Camboim. "Discrete-time sliding modedirect power control for three-phase rectif iers",2009 Brazilian Power Electronics Conference,09/2009Publicat ion