Upload
others
View
2
Download
0
Embed Size (px)
Citation preview
1dc1895afb
DEMO MANUAL DC1895A
Description
LTC3633A Dual Channel 3A 20V Monolithic
Synchronous Step-Down Regulator Board
Demonstration circuit DC1895 is a dual output regulator consisting of two constant-frequency step-down con-verters, based on the LTC3633A monolithic dual channel synchronous buck regulator. The DC1895 has an input voltage range of 3.6V to 20V, with each regulator capable of delivering up to 3A of output current. The DC1895 can operate in either Burst Mode® operation or forced continu-ous mode. In shutdown, the DC1895 can run off of less than 15µA total. The DC1895 is a very efficient circuit: over 90% for either circuit. The DC1895 uses the 28-Pin QFN LTC3633AEUFD package, which has an exposed pad on
L, LT, LTC, LTM, Burst Mode, Linear Technology and the Linear logo are registered trademarks of Analog Devices, Inc. All other trademarks are the property of their respective owners.
the bottom-side of the IC for better thermal performance. These features, plus a programmable operating frequency range from 500kHz to 4MHz (2MHz switching frequency with the RT pin connected to INTVCC), make the DC1895 demo board an ideal circuit for use industrial or distributed power applications.
Design files for this circuit board are available at http://www.linear.com/demo/DC1895A
performance summaryPARAMETER CONDITIONS VALUEMinimum Input Voltage 3.6VMaximum Input Voltage 20VRun RUN Pin = GND Shutdown
RUN Pin = VIN OperatingOutput Voltage VOUT1 VIN = 3.6V to 20V, IOUT1 = 0A to 3A 1.2V ±4% (1.152V to 1.248V)
1.5V ±4% (1.44V to 1.56V)1.8V ±4% (1.728V to 1.872V)
Typical Output Ripple VOUT1 VIN = 12V, IOUT1 = 3A (20MHz BW) < 30mVP-POutput Regulation VOUT1 Line ±1%
Load ±1%Output Voltage VOUT2 VIN = 3.6V to 20V, IOUT2 = 0A to 3A 2.5V ±4% (2.4V to 2.6V)
3.3V ±4% (3.168V to 3.432V)5V ±4% (4.8V to 5.2V)
Typical Output Ripple VOUT2 VIN = 12V, IOUT2 = 3A (20MHz BW) < 30mVP-POutput Regulation VOUT2 Line ±1%
Load ±1%Nominal Switching Frequencies RT Pin connected to 324k 1MHz
RT Pin = INTVCC 2MHzBurst Mode Operation Channel 1: VIN = 12V, VOUT1 = 1.8V, fSW = 1 MHz IOUT1 = 1.3A
Channel 2: VIN = 12V, VOUT2 = 3.3V, fSW = 1 MHz IOUT2 = 850mAChannel 1: VIN = 12V, VOUT1 = 1.8V, fSW = 2 MHz IOUT1 = 800mAChannel 2: VIN = 12V, VOUT2 = 3.3V, fSW = 2 MHz IOUT2 = 500mA
Phase Phase Pin = INTVCC Out-of-PhasePhase Pin = GND In Phase
INTVCC 3.3VV2P5 2.5V
Specifications are at TA = 25°C
http://www.linear.com/LTC3633Ahttp://www.linear.com/demo/DC1895A
2dc1895afb
DEMO MANUAL DC1895A
Quick start proceDureThe DC1895 is easy to set up to evaluate the performance of the LTC3633A. For a proper measurement equipment configuration, set up the circuit according to the diagram in Figure 1.
NOTE: When measuring the input or output voltage ripple, care must be taken to avoid a long ground lead on the oscilloscope probe. Measure the input or output voltage ripple by touching the probe tip directly across the VIN or VOUT and GND terminals. See the proper scope probe technique in Figure 2.
Please follow the procedure outlined below for proper operation.
1. Connect the input power supply to the VIN and GND terminals. Connect the loads between the VOUT and GND terminals. Refer to Figure 1 for the proper measurement equipment setup.
Before proceeding to operation, insert jumper shunts XJP1 and XJP2 into the OFF positions of headers JP1 and JP2, shunt XJP11 into the ON position (180° out-of-phase) of PHASE header JP11, shunts XJP3 and XJP4 into the soft-start (ss) positions of headers JP3 and JP4, shunt XJP8 into the forced continuous mode (FCM) position of MODE header JP8, shunt XJP14 into the 1MHz position of the frequency (FREQ) header JP14, shunts XJP12 and XJP13 into the external (EXT) compensation positions of headers JP12 and JP13, and shunt XJP6 into the VOUT1 voltage options of choice of header JP6: 1.2V, 1.5V, or 1.8V, and a shunt into the VOUT2 voltage option of choice: 2.5V (header JP15), 3.3V (header JP5), or 5V (header JP7).
2. Apply 5.5V at VIN. Measure both VOUTs; they should read 0V. If desired, one can measure the shutdown supply current at this point. The supply current will be less than 100µA in shutdown.
3. Turn on VOUT1 and VOUT2 by shifting shunts XJP1 and XJP2 from the OFF positions to the ON positions. Both output voltages should be within a tolerance of ±2%.
4. Vary the input voltage from 5.8V (the minimum VIN is dependent on VOUT) to 20V, and the load currents from 0A to 3A. Both output voltages should be within ±4% tolerance.
5. Set the load current of both outputs to 3A and the input voltage to 20V, and then measure each output ripple voltage (refer to Figure 2 for proper measure-ment technique); they should each measure less than 30mVAC. Also, observe the voltage waveforms at the switch nodes (Pins 23 and 24 for reg.1 and 13 and 14 for reg.2) of each regulator. The switching frequencies should be between 800kHz and 1.2MHz (t = 1.25µs and 0.833µs). To realize 2MHz operation, change the shunt position on header JP14. In all cases, both switch node waveforms should be rectangular in shape, and 180°out-of-phase with each other. Change the shunt position on header JP11 to set the switch waveforms in phase with respect to each other. To operate the ckt.s in Burst Mode Operation, change the shunt in header JP8 to the Burst Mode position. When finished, insert shunts XJP1 and XJP2 to the OFF position(s) and disconnect the power.
Warning: If the power for the demo board is carried in long leads, the input voltage at the part could “ring”, which could affect the operation of the circuit or even exceed the maximum voltage rating of the IC. To eliminate the ringing, a small tantalum capacitor (for instance, AVX part number TPSY226M035R0200) is inserted on the pads between the input power and return terminals on the bottom of the demo board. The (greater) ESR of the tantalum will dampen the (possible) ringing voltage due to the use of long input leads. On a normal, typical PCB, with short traces, this capacitor is not needed.
3dc1895afb
DEMO MANUAL DC1895A
Quick start proceDure
dc1895af F01
LOADVO1
IOUT1
–
+
VINSUPPLYVIN
IIN
–
+
+
–LOADVO2
IOUT2
+
–
–
+
–
+
Figure 1. Proper Measurement Equipment Setup
Figure 2. Measuring Input or Output Ripple
GND
VIN
4dc1895afb
DEMO MANUAL DC1895A
Quick start proceDure
Figure 3. LTC3633A Switch Operation
VIN = 12V, VOUT1 = 1.8V at IOUT1 = 3A, VOUT2 = 3.3V at IOUT2 = 3A
FORCED CONTINUOUS MODE fSW = 1MHz
EXTERNAL COMPENSATION: RITHX = 13k, CITHX = 220pF
TRACE 1: VOUT1 (10V/DIV)
TRACE 3: VOUT1 AC VOLTAGE (20mV/DIV AC)
TRACE 2: VOUT2 (10V/DIV)
TRACE 4: VOUT2 AC VOLTAGE (20mV/DIV AC)
5dc1895afb
DEMO MANUAL DC1895A
Quick start proceDure
Figure 4. VOUT1 Load Step Response
VIN = 12V, VOUT1 = 1.8V, 3A LOAD STEP (0A < to > 3A)
FORCED CONTINUOUS MODE fSW = 2MHz
EXTERNAL COMPENSATION: RITH = 13k, CITH = 220pF
TRACE 3: OUTPUT VOLTAGE (100mV/DIV AC)
TRACE 4: OUTPUT CURRENT (1A/DIV)
6dc1895afb
DEMO MANUAL DC1895A
Quick start proceDure
Figure 5. VOUT2 Load Step Response
VIN = 12V, VOUT2 = 3.3V, 3A LOAD STEP (0A < to > 3A)
FORCED CONTINUOUS MODE fSW = 2MHz
EXTERNAL COMPENSATION: RITH = 13k, CITH = 220pF
TRACE 3: OUTPUT VOLTAGE (100mV/DIV AC)
TRACE 4: OUTPUT CURRENT (1A/DIV)
7dc1895afb
DEMO MANUAL DC1895A
Quick start proceDure
Figure 6. LTC3633A DC1895 Efficiency
0
10
20
30
40
50
60
70
80
90
100
1.00E-03 1.00E-02 1.00E-01 1.00E+00 1.00E+01
EFFI
CIEN
CY (%
)
LOAD CURRENT (A)
VIN = 12VBurst Mode OPERATION
L1 = 1 µHL2 = 2.2 µH
2020BZ VISHAY
VO2 = 3.3V, fSW = 1 MHzVO2 = 3.3V, fSW = 2 MHzVO1 = 1.8V, fSW = 1 MHzVO1 = 1.8V, fSW = 2 MHz
dc1895af F06
8dc1895afb
DEMO MANUAL DC1895A
parts ListITEM QTY REFERENCE PART DESCRIPTION MANUFACTURER/PART NUMBER
Required Circuit Components
1 2 C1, C2 CAP, 0603, 0.1µF, 10%, 50V, X7R TDK C1608X7R1H104K
2 2 CFFW1, CFFW2 CAP, 0402, 10pF, 5%, 25V, NPO AVX 04023A100JAT2A
3 4 CIN1 to CIN4 CAP, 1210, 22µF, 20%, 25V, X7R TAIYO YUDEN TMK325B7226MM-TR
4 4 COUT1 to COUT4 CAP, 1206, 22µF, 20%, 6.3V, X5R TAIYO YUDEN JMK316BJ226ML-T
5 1 CVCC CAP, 0603, 1µF, 10%, 16V, X5R AVX 0603YD105KAT2A
6 1 L1 IND, 1.0µH VISHAY IHLP-2020BZER1R0M01
7 1 L2 IND, 2.2µH VISHAY IHLP-2020BZER2R2M01
8 2 R3, R5 RES, 0402, 29.4kΩ, 1%, 1/16W VISHAY CRCW040229K4FKED
9 1 R4 RES, 0402, 84.5kΩ, 1%, 1/16W VISHAY CRCW040284K5FKED
10 1 R8 RES, 0402, 11.5kΩ, 1%, 1/16W VISHAY CRCW040211K5FKED
11 1 U1 IC, DUAL STEP-DOWN REGULATOR LINEAR TECH, LTC3633AEUFD
Additional Demo Board Circuit Components
1 0 CC1, CC2 CAP, 0402, 10pF, 5%, 25V, NPO OPTION AVX 04023A100JAT2A OPTION
2 2 CIN5, CIN6 CAP, 603,2 3.3µF, 20%, 35V TANT AVX TAJW335M035R
3 2 CITH1, CITH2 CAP, 0402, 220pF, 10%, 25V C0G AVX 04023A221KAT2A
4 0 CLDO CAP, 0603, 1µF, 10%, 16V, X5R OPTION AVX 0603YD105KAT2A OPTION
5 2 COUT5, COUT6 CAP, 0805, 10µF, 20%, 6.3V, X5R TDK C2012X5R0J106M
6 2 CTR1, CTR2 CAP, 0402, 4700pF, 10%, 50V, X7R AVX 04025C472KAT
7 2 CVCC1, C2P5 CAP, 0603, 1µF, 10%, 16V, X5R AVX 0603YD105KAT2A
8 2 C2P5, CVCC1 CAP, 0603, 1µF, 10%, 16V, X5R AVX 0603YD105KAT2A
9 2 RITH1, RITH2 RES, 0402, 13kΩ, 1%, 1/16W NIC NRC04F1302TRF
10 2 RPG1, RPG2 RES, 0402, 100kΩ, 5%, 1/16W VISHAY CRCW0402100KJNED
11 3 R1, R2, RPHMDE RES, 0402, 1MΩ, 5%, 1/16W VISHAY CRCW04021M00JNED
12 1 RT RES, 0402, 324kΩ, 1%, 1/16W VISHAY CRCW0402324KFKED
13 2 RTR1, RTR2 RES, 0402, 0Ω, JUMPER VISHAY CRCW04020000Z0ED
14 0 RTR3, RTR4 RES, 0402, OPTION OPTION
15 1 R6 RES, 0402, 18.7kΩ, 1%, 1/16W VISHAY CRCW040218K7FKED
16 1 R7 RES, 0402, 19.6kΩ, 1%, 1/16W VISHAY CRCW040219K6FKED
17 1 R9 RES, 0402, 14.7kΩ, 1%, 1/16W VISHAY CRCW040214K7FKED
18 1 R10 RES, 0402, 26.7kΩ, 1%, 1/16W VISHAY CRCW040226K7FKED
19 1 R11 RES, 0402, 10kΩ, 5%, 1/16W VISHAY CRCW040210K0JNED
Hardware: For Demo Board Only
1 16 E1 to E16 TURRET MILL-MAX 2501-2-00-80-00-00-07-0
2 8 JP1 to JP4, JP11 toJP14 HEADER, 3Pin, 2mm SULLINS, NRPN031PAEN-RC
3 3 JP5, JP7, JP15 HEADER, 2Pin, 2mm SULLINS, NRPN021PAEN-RC
4 2 JP6, JP8 HEADER, 3Pin, DBL ROW 2mm SULLINS, NRPN032PAEN-RC
5 11 JP1 to JP4, JP6 to JP8, JP11 to JP14
SHUNT, 2mm SAMTEC 2SN-BK-G
9dc1895afb
DEMO MANUAL DC1895A
Information furnished by Linear Technology Corporation is believed to be accurate and reliable. However, no responsibility is assumed for its use. Linear Technology Corporation makes no representa-tion that the interconnection of its circuits as described herein will not infringe on existing patent rights.
schematic Diagram5 5
4 4
3 3
2 2
1 1
DD
CC
BB
AA
[1]
NO
TE
S: U
NLE
SS
OT
HE
RW
ISE
SP
EC
IFIE
D,
[1] C
IN5 A
ND
CIN
6 A
RE
IN
SE
RT
ED
ON
DC
1895A
TO
DA
MP
EN
TH
E (
PO
SS
IBLE
) R
ING
ING
VO
LT
AG
E D
UE
CIN
5 A
ND
CIN
6 A
RE
NO
T N
EE
DE
D.
OP
T
(IN
T.)
TO
TH
E U
SE
OF
LO
NG
IN
PU
T L
EA
DS
. O
N A
NO
RM
AL, T
YP
ICA
L P
CB
, W
ITH
SH
OR
T T
RA
CE
S,
[1]
2. A
LL R
ES
IST
OR
AN
D C
AP
AC
ITO
R C
AS
E S
IZE
AR
E 0
402.
1.2
V
1.5
V
1.8
V
INTVCC
VO
UT
1V
OU
T2
VIN
VIN
VIN
VIN
INT
VC
C
INT
VC
C
INT
VC
C
INT
VC
C
INT
VC
C
VIN
VIN
TE
CH
NO
LO
GY
11
0/1
6/1
2 1
4:2
9:1
71
1
DU
AL S
YN
CH
RO
NO
US
ST
EP
-DO
WN
N/A
LT
C3633A
EU
FD
DE
MO
CIR
CU
IT 1
895A
RE
GU
LA
TO
R
TE
CH
NO
LO
GY
11
0/1
6/1
2 1
4:2
9:1
71
1
DU
AL S
YN
CH
RO
NO
US
ST
EP
-DO
WN
N/A
LT
C3633A
EU
FD
DE
MO
CIR
CU
IT 1
895A
RE
GU
LA
TO
R
TE
CH
NO
LO
GY
11
0/1
6/1
2 1
4:2
9:1
71
1
DU
AL S
YN
CH
RO
NO
US
ST
EP
-DO
WN
N/A
LT
C3633A
EU
FD
DE
MO
CIR
CU
IT 1
895A
RE
GU
LA
TO
RRE
VIS
ION
HIS
TO
RY
DE
SC
RIP
TIO
ND
AT
EA
PP
RO
VE
DE
CO
RE
V
TO
M G
.P
RO
TO
10
8/2
3/1
2
RE
VIS
ION
HIS
TO
RY
DE
SC
RIP
TIO
ND
AT
EA
PP
RO
VE
DE
CO
RE
V
TO
M G
.P
RO
TO
10
8/2
3/1
2
RE
VIS
ION
HIS
TO
RY
DE
SC
RIP
TIO
ND
AT
EA
PP
RO
VE
DE
CO
RE
V
TO
M G
.P
RO
TO
10
8/2
3/1
2
RP
G2
10
0K
RP
G2
10
0K
CV
CC
1uF
CV
CC
1uF
JP4
TR
AC
K/S
S2 S
S
TR
AC
K
JP4
TR
AC
K/S
S2 S
S
TR
AC
K
1 32
L1
1.0
uH
L1
1.0
uH
+C
IN5
3.3
uF
35
V6
03
2
+C
IN5
3.3
uF
35
V6
03
2
CIN
12
2uF
25
V1
21
0
CIN
12
2uF
25
V1
21
0
JP
7
5V
JP
7
5V
CF
FW
11
0pF
CF
FW
11
0pF
CIN
32
2uF
25
V1
21
0
CIN
32
2uF
25
V1
21
0R
T3
24
K1
%
RT
32
4K
1%
R7
19
.6K
1%
R7
19
.6K
1%
CIT
H2
22
0pF
CIT
H2
22
0pF
E1
PG
OO
D1
E1
PG
OO
D1
E5
VO
UT
2E
5V
OU
T2
10
uF
CO
UT
6
6.3
V0
80
5
10
uF
CO
UT
6
6.3
V0
80
5
JP
12
EX
T
INT
ITH
1
JP
12
EX
T
INT
ITH
1
1 32
C1
0.1
uF
C1
0.1
uF
R8
11
.5K
1%
R8
11
.5K
1%
CIN
42
2uF
25
V1
21
0
CIN
42
2uF
25
V1
21
0
CT
R1
47
00
pF
CT
R1
47
00
pF
JP
15
2.5
V
JP
15
2.5
V
E1
2S
YN
CE
12
SY
NC
JP3
SS
TR
AC
KTR
AC
K/S
S1
JP3
SS
TR
AC
KTR
AC
K/S
S1
1 32
E1
1
TR
AC
K2
E1
1
TR
AC
K2
10
uF
CO
UT
5
6.3
V0
80
5
10
uF
CO
UT
5
6.3
V0
80
5
R5
29
.4K
1%
R5
29
.4K
1%
E4
VO
UT
1
3A
E4
VO
UT
1
3A
CC
21
0pF
OP
T
CC
21
0pF
OP
T
E2
VIN
1
E2
VIN
1
L2
2.2
uH
L2
2.2
uH
+C
IN6
3.3
uF
35
V6
03
2
+C
IN6
3.3
uF
35
V6
03
2
CV
CC
1
1uF
CV
CC
1
1uF
CIN
22
2uF
25
V1
21
0
CIN
22
2uF
25
V1
21
0
JP
13
ITH
2
EX
T
INT
JP
13
ITH
2
EX
T
INT
1 32
R2
1M
R2
1M
R1
02
6.7
K1
%R
10
26
.7K
1%
E1
3V
2P
5E
13
V2P
5
E8
PG
OO
D2
E8
PG
OO
D2
E1
0IN
TV
CC
E1
0IN
TV
CC
E1
6
VIN
2
E1
6
VIN
2
RP
HM
DE
1M
RP
HM
DE
1M
22
uF
CO
UT
3
6.3
V1
20
6
22
uF
CO
UT
3
6.3
V1
20
6
RT
R4
OP
TR
TR
4O
PT
R3
29
.4K
1%R3
29
.4K
1%
R1
1M
R1
1M
RIT
H2
13
K1
%
RIT
H2
13
K1
%
22
uF
CO
UT
4
6.3
V1
20
6
22
uF
CO
UT
4
6.3
V1
20
6
CIT
H1
22
0pF
CIT
H1
22
0pF
JP
14
1M
Hz
2M
Hz
FR
EQ
JP
14
1M
Hz
2M
Hz
FR
EQ
1 32
R4
84
.5K
1%
R4
84
.5K
1%
22
uF
CO
UT
1
6.3
V1
20
6
22
uF
CO
UT
1
6.3
V1
20
6
RIT
H1
13
K1
%
RIT
H1
13
K1
%
CT
R2
47
00
pF
CT
R2
47
00
pF
R1
11
0k
R1
11
0k
R6
18
.7K
1%
R6
18
.7K
1%
JP
11
ON
OF
FPH
AS
E
JP
11
ON
OF
FPH
AS
E
1 32
RT
R2
0
RT
R2
0
C2
0.1
uF
C2
0.1
uF
E7
GN
D
E7
GN
D
22
uF
CO
UT
2
6.3
V1
20
6
22
uF
CO
UT
2
6.3
V1
20
6
JP
2
RU
N2
ON
OF
F
JP
2
RU
N2
ON
OF
F
1 32
E9
TR
AC
K1
E9
TR
AC
K1
R9
14
.7K
1%
R9
14
.7K
1%
JP
8
MO
DE
FC
M (
FO
RC
ED
CO
NT
INU
OU
S M
OD
E)
BU
RS
T M
OD
E
SY
NC
JP
8
MO
DE
FC
M (
FO
RC
ED
CO
NT
INU
OU
S M
OD
E)
BU
RS
T M
OD
E
SY
NC
12
34
56
E3
GN
D
E3
GN
D
C2
P5
1uF
C2
P5
1uF
CL
DO
1uF
CL
DO
1uF
CF
FW
21
0pF
CF
FW
21
0pF
RP
G1
10
0K
RP
G1
10
0K
E6
GN
D
E6
GN
D
JP
1
ON
OF
F
RU
N1
JP
1
ON
OF
F
RU
N1
1 32
E1
4
GN
D
E1
4
GN
D
JP
5
3.3
VV
O2
SE
LE
CT
JP
5
3.3
VV
O2
SE
LE
CT
U1
LT
C3
63
3A
EU
FD
U1
LT
C3
63
3A
EU
FD
VO
N1
25
BO
OS
T1
20
INTVcc19
BO
OS
T2
17
SGND7
VO
N2
12
VF
B2
9
TRACK/SS210
ITH
21
1
PGOOD28 S
W2
13
SW
21
4
PVIN215
PVIN216
RU
N2
6
RT5
MODE/SYNC4
RU
N1
3
PVIN121
PVIN122
SW
12
3
SW
12
4
PGOOD11
TRACK/SS127
VF
B1
28
PGND29
ITH
12
6
PH
MO
DE
2V
2P
51
8
JP
6
VO
1 S
ELE
CT JP
6
VO
1 S
ELE
CT
12
34
56
CC
11
0pF
OP
T
CC
11
0pF
OP
T
RT
R3
OP
TR
TR
3O
PT
RT
R1
0
RT
R1
0
E1
5
GN
D
E1
5
GN
D
10dc1895afb
DEMO MANUAL DC1895A
LINEAR TECHNOLOGY CORPORATION 2012
LT 0517 REV B • PRINTED IN USA
DEMONSTRATION BOARD IMPORTANT NOTICE
Linear Technology Corporation (LTC) provides the enclosed product(s) under the following AS IS conditions:
This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.
If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.
The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user’s responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).
No License is granted under any patent right or other intellectual property whatsoever. LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.
LTC currently services a variety of customers for products around the world, and therefore this transaction is not exclusive.
Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. Common sense is encouraged.
This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC applica-tion engineer.
Mailing Address:
Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035
Copyright © 2004, Linear Technology Corporation
DescriptionQuick Start ProcedureParts ListSchematic Diagram