chap1_pic

8/14/2019 chap1_pic

1/64

Figure 11 Graph of an analog quantity (temperature versus time).

Thomas L. Floyd

Digital Fundamentals, 9e

Copyright 2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458

All rights reserved.

8/14/2019 chap1_pic

2/64

Figure 12 Sampled-value representation (quantization) of the analog quantity in Figure 11. Each value represented by a dot can be

digitized byrepresenting it as a digital code that consists of a series of 1s and 0s.

Thomas L. Floyd




8/14/2019 chap1_pic

3/64

Figure 13 A basic audio public address system.

Thomas L. FloydDigital Fundamentals, 9e



8/14/2019 chap1_pic

4/64

Figure 14 Basic block diagram of a CD player. Only one channel is shown.




8/14/2019 chap1_pic

5/64

Figure 15 Logic level ranges of voltage for a digital circuit.




8/14/2019 chap1_pic

6/64

Figure 16 Ideal pulses.




8/14/2019 chap1_pic

7/64

Figure 17 Nonideal pulse characteristics.




8/14/2019 chap1_pic

8/64

Figure 18 Examples of digital waveforms.




8/14/2019 chap1_pic

9/64

Figure 19


Copyright

2006 by Pearson Education, Inc.Upper Saddle River, New Jersey 07458


8/14/2019 chap1_pic

10/64

Figure 110 Example of a clock waveform synchronized with a waveform representation of a sequence of bits.


Copyright



8/14/2019 chap1_pic

11/64

Figure 111 Example of a timing diagram.


Copyright



8/14/2019 chap1_pic

12/64

Figure 112 Illustration of serial and parallel transfer of binary data. Only the data lines are shown.


Copyright



8/14/2019 chap1_pic

13/64

Figure 113


Copyright



8/14/2019 chap1_pic

14/64

Figure 114


Copyright



8/14/2019 chap1_pic

15/64

Figure 115 The basic logic operations and symbols.


Copyright



8/14/2019 chap1_pic

16/64

Figure 116 The NOT operation.


Copyright



8/14/2019 chap1_pic

17/64

Figure 117 The AND operation.


Copyright



8/14/2019 chap1_pic

18/64

Figure 118 The OR operation.


Copyright



8/14/2019 chap1_pic

19/64

Figure 119 The comparison function.


Copyright 2006 by Pearson Education, Inc.

Upper Saddle River, New Jersey 07458


8/14/2019 chap1_pic

20/64

Figure 120 The addition function.





8/14/2019 chap1_pic

21/64

Figure 121 An encoder used to encode a calculator keystroke into a binary code for storage or for calculation.





8/14/2019 chap1_pic

22/64

Figure 122 A decoder used to convert a special binary code into a 7-segment decimal readout.





8/14/2019 chap1_pic

23/64

Figure 123 Illustration of a basic multiplexing/demultiplexing application.





8/14/2019 chap1_pic

24/64

Figure 124 Example of the operation of a 4-bit serial shift register. Each block represents one storage cell or flip-flop.





8/14/2019 chap1_pic

25/64

Figure 125 Example of the operation of a 4-bit parallel shift register.





8/14/2019 chap1_pic

26/64

Figure 126 Illustration of basic counter operation.





8/14/2019 chap1_pic

27/64

Figure 127 Cutaway view of one type of fixed-function IC package showing the chip mounted inside, with connections to input and

output pins.





8/14/2019 chap1_pic

28/64

Figure 128 Examples of through-hole and surface-mounted devices. The DIP is larger than the SOIC with the same number of leads.

This particularDIP is approximately 0.785 in. long, and the SOIC is approximately 0.385 in. long.





8/14/2019 chap1_pic

29/64

Figure 129 Examples of SMT package configurations.





8/14/2019 chap1_pic

30/64

Figure 130 Pin numbering for two standard types of IC packages. Top views are shown.





8/14/2019 chap1_pic

31/64

Figure 131 Programmable logic.





8/14/2019 chap1_pic

32/64

Figure 132 Block diagrams of simple programmable logic devices (SPLDs).





8/14/2019 chap1_pic

33/64

Figure 133 Typical SPLD package.





8/14/2019 chap1_pic

34/64

Figure 134 General block diagram of a CPLD.





8/14/2019 chap1_pic

35/64

Figure 135 Typical CPLD packages.





8/14/2019 chap1_pic

36/64

Figure 136 Basic structure of an FPGA.





8/14/2019 chap1_pic

37/64

Figure 137 A typical ball-grid array package configuration.



Upper Saddle River, New Jersey 07458All rights reserved.

8/14/2019 chap1_pic

38/64

Figure 138 Basic configuration for programming a PLD or FPGA.




8/14/2019 chap1_pic

39/64

Figure 139 Basic programmable logic design flow block diagram.




8/14/2019 chap1_pic

40/64

Figure 140 A typical dual-channel oscilloscope. Used with permission from Tektronix, Inc.




8/14/2019 chap1_pic

41/64

Figure 141 Comparison of analog and digital oscilloscopes.




8/14/2019 chap1_pic

42/64

Figure 142 Block diagram of an analog oscilloscope.




8/14/2019 chap1_pic

43/64

Figure 143 Block diagram of a digital oscilloscope.




Fig re 1 44 A t i l d l h l ill N b b l i di t th l f h di i i th ti l ( lt )

8/14/2019 chap1_pic

44/64

Figure 144 A typical dual-channel oscilloscope. Numbers below screen indicate the values for each division on the vertical (voltage)

and horizontal(time) scales and can be varied using the vertical and horizontal controls on the scope.




8/14/2019 chap1_pic

45/64

Figure 145 Comparison of an untriggered and a triggered waveform on an oscilloscope.




8/14/2019 chap1_pic

46/64

Figure 146 Displays of the same waveform having a dc component.




8/14/2019 chap1_pic

47/64

Figure 147 An oscilloscope voltage probe. Used with permission from Tektronix, Inc.




8/14/2019 chap1_pic

48/64

Figure 148 Probe compensation conditions.




8/14/2019 chap1_pic

49/64

Figure 149

Thomas L. Floyd




8/14/2019 chap1_pic

50/64

Figure 150 Typical logic analyzer. Used with permission from Tektronix, Inc.

Thomas L. Floyd




Fi 1 51 Si lifi d bl k di f l i l

8/14/2019 chap1_pic

51/64

Figure 151 Simplified block diagram of a logic analyzer.

Thomas L. Floyd




Fi 1 52 T l i l di l d

8/14/2019 chap1_pic

52/64

Figure 152 Two logic analyzer display modes.

Thomas L. Floyd




Fi 1 53 A t i l lti h l l i l b U d ith i i f T kt i I

8/14/2019 chap1_pic

53/64

Figure 153 A typical multichannel logic analyzer probe. Used with permission from Tektronix, Inc.

Thomas L. Floyd




Fi 1 54 T i l i l t U d ith i i f T kt i I

8/14/2019 chap1_pic

54/64

Figure 154 Typical signal generators. Used with permission from Tektronix, Inc.

Thomas L. Floyd




Figure 155 Illustration of how a logic pulser and a logic probe can be used to apply a pulse to a given point and check for resulting

8/14/2019 chap1_pic

55/64

g g p g p pp y p g p g

pulse activity atanother part of the circuit.

Thomas L. Floyd




Figure 1 56 Typical dc power supplies Courtesy of B+K Precision

8/14/2019 chap1_pic

56/64

Figure 156 Typical dc power supplies. Courtesy of B+K Precision.

Thomas L. Floyd




Figure 1 57 Typical DMMs Courtesy of B+K Precision

8/14/2019 chap1_pic

57/64

Figure 157 Typical DMMs. Courtesy of B+K Precision.

Thomas L. Floyd




Figure 158 Simplified basic block diagram for a tablet-counting and bottling control system

8/14/2019 chap1_pic

58/64

Figure 158 Simplified basic block diagram for a tablet-counting and bottling control system.

Thomas L. Floyd




Figure 159

8/14/2019 chap1_pic

59/64

Figure 159

Thomas L. Floyd




Figure 160

8/14/2019 chap1_pic

60/64

Figure 1 60

Thomas L. Floyd




Figure 161

8/14/2019 chap1_pic

61/64

Figure 1 61

Thomas L. Floyd




Figure 162

8/14/2019 chap1_pic

62/64

Figure 1 62

Thomas L. Floyd




Figure 163

8/14/2019 chap1_pic

63/64

g

Thomas L. Floyd




Figure 164

8/14/2019 chap1_pic

64/64

g

Documents

chap1_pic