6
• Up to 14 bit resolution • VME64X, Optical Link, USB 2.0, PCI Express Interfaces available • Memory buffer: up to 58MS/ch (max. 1024 events) • Multi-board synchronization and trigger distribution • FPGA fimware for Digital Pulse Processing • Software Tools for Windows and Linux CAEN Waveform Digitizers feature Digital Pulse Processing (DPP) firmwares for physics applications. DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest. Electronic Instrumentation CAEN Tools for Discovery Digital Pulse Processing Overview The CAEN Waveform Digitizers are Platform independent instruments housing high speed (up to 5 GS/s) multichannel ADC, with local memory and FPGA for real-time data processing. Available in different form factors: VME, NIM, Desktop and PCI Express.

· PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

Embed Size (px)

Citation preview

Page 1: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

Copyright © CAEN spa. All rights reserved. Information in this publication supersedes all earlier versions. Specifications subject to change without notice • DPPbrochure2010_180610_ADOCUME00068

CAEN S.p.A.Via Vetraia, 1155049 ViareggioItalyTel. +39.0584.388.398Fax [email protected]

CAEN GmbHEckehardweg 1042653 SolingenGermany Tel. +49.212.2544077Mobile 49(0)15116548484Fax [email protected]

CAEN Technologies, Inc.1140 Bay Street - Suite 2 CStaten Island, NY 10305USATel. +1.718.981.0401Fax [email protected]

CAENTools for Discovery

Electronic Instrumentation

For more information, visit our web site: www.caen.it

Resolution Comparison between Analog QDC DPP CI

DPP CI vs Analog Chain

DPP-CI Analog QDC

Energy (MeV) Res (%) Res (%)

0.481 (137Cs Compton edge) 9.41 ± 1.18 12.80 ± 0.70

0.662 (137Cs Photopeak) 7.01 ± 0.04 8.17 ± 0.04

1.17 (60Cs Photopeak) 5.67 ± 0.03 6.66 ± 0.18

1.33 (60Cs Photopeak) 5.546 ± 0.024 5.89 ±0.13

2.51 (60Cs Sum peak) 3.82 ± 0.11 4.10 ± 0.24

Two different acquisition chains for gamma ray spectroscopy were tested, one based on an analog QDC (Mod V792N) and the other based on a DT5720 digitizer with a charge integrating DPP CI. Two different gamma ray sources were used in order to compare the energy resolutions of the two setups, 137Cs and 60Co.

The preliminary results seems to highlight the better energy resolution of DT5720 with DPP CI than the V792N one, especially considering the three gamma ray emission peaks (137Cs - 0.662 MeV, 60Co - 1.17 /1.33 MeV) whose shape and high statistics minimize fit uncertainties.

• Up to 14 bit resolution

• VME64X, Optical Link, USB 2.0, PCI Express Interfaces available

• Memory buffer: up to 58MS/ch (max. 1024 events)

• Multi-board synchronization and trigger distribution

• FPGA fimware for Digital Pulse Processing

• Software Tools for Windows and Linux

CAEN Waveform Digitizers feature Digital Pulse Processing (DPP) firmwares for physics applications.

DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

DPP for Time MeasurementsStudy of Digital algorithms for Timing Analysis• Positive/negative pulses digitally transformed into bipolar

pulses

• The Zero Crossing doesn’t depend on the pulse amplitude

• Timing filters: CRN or Digital CFD

• Optional RC filter (mean filter) to reduce the HF noise

• ZC interpolations: Linear (2 points) / Cubic (4 points) / Best fit line or curve (4 or more points)

Electronic InstrumentationCAENTools for Discovery

Digital Pulse Processing Overview

The CAEN Waveform Digitizers are Platform independent instruments housing high speed (up to 5 GS/s) multichannel ADC, with local memory and FPGA for real-time data processing.

Available in different form factors: VME, NIM, Desktop and PCI Express.

DPP for γ-n Discrimination

DPP for Pulse Counting (SCA)

• Digital implementation of the following techniques:- Rise Time discrimination: Rise Time - E correlation- Double gate integration: ∆–E correlation- Zero crossing method: ZC – E correlation

• It’s a combination of energy and timing DPP algorithms

• Algorithms being tested (collaboration with Duke University)

• Digital implementation of the discriminator + scaler (Single-Channel Analyzer)

• Can be implemented in the high density digitizers (740 Series)

• Pulse Triggering: baseline restoration, noise rejection, etc…

• Single or Multi-Channel Energy Windowing

DPP γ-n Discrimination block diagram and programmable Parameters

Double Gate Integration

Zero Crossing method

Fully Digital Solution (DPP CI)

Traditional Analog Chain

Under Test

Under Test

DPP for Pulse Counting block diagram and programmable Parameters

Timing error as function of input signal Rise Time and Signal Amplitude (50, 100, 200, 500 mVpp).Delay: Ts * 1.5 (worst case).

DPP for Time Measurements Preliminary Test results

Page 2: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

DPP algorithms for triggeringWaveform Digitizers Selection Table

DPP for the Zero Suppression

CAEN Waveform Digitizers feature firmware for Digital Pulse Processing (DPP) for physics applications.The purpose of the DPP is to perform online signal processing on detector signals directly digitized, able to transform the row sequence of samples into a compressed data packet that preserves the information required, minimizing the event data size. DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

• One single board can do the job of several analog modules

• Full information preserved

• Reduction in size, cabling, power consumption and cost per channel

• High counting rate (low dead time)

• High reliability and reproducibility

• Great Flexibility (different digital algorithms can be designed and loaded at any time into the same hardware):- Zero Suppression- Pulse Triggering- Trapezoidal Filters for energy

calculation- Digital CFD for timing

information- Digital Charge Integration- Pulse Shape Analysis- Coincidence- Possibility of customization

• Timing filter RC-(CR)N issues:- High frequency noise rejection (RCfilter

mean)- Baseline restoration (CR or CR2 filter ➞ 1st or

2ndderivative)- Immune to pile-up and low frequency noise

(baseline fluctuation)- Bipolar signal ➞ Zero crossing time-stamp

(digital CFD)

• Constraints on the Time Over Threshold and/or zero crossing can be added to improve the noise rejection

• Data reduction algorithms can be developed to reduce the data throughput:- Full event suppression : one event

(acquisition window) is discarded if no pulse is detected inside the window

- Zero Length Encoding: only the parts exceeding the threshold (plus a certain number of samples before and after) are saved.

• Up to 6kV, up to 15mA (common floating return)• Available with positive, negative or mixed polarity• 16 bit Resolution for Voltage and Current• Optional x10 Imon-Zoom available• Individual channel enable• Interlock logic per board• General purpose instruments for use with: Photomultiplier tubes,

Germanium detectors and many others devices

The V6500 family is composed by 1-unit wide VME 6U modules housing 6 High Voltage Power Supply Independent Channels.The VME interface is VME64 standard compliant (A24/A32/D16).The modules can be programmed to generate an interrupt request on VMEBus based on programmable conditions on HV status.Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported

The NIM Programmable HV Power Supply Family, is a manual and computer controlled module! Module control can take place either locally or remotely via USB or RS485. It is also controllable via TCP/IP through the Smart Fan Unit of CAEN NIM 8301 crate. Modules daisy-chained can operate in several Crates. Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported• Detect up to 32 modules (128 ch.)

VME Programmable HV Power Supply Family NIM Programmable HV Power Supply Family

Form factor / Interfaces / Channels

VME NIM Desktop PCIExpress

Series Full scale Range (V)

AMCFPGA(1) Input Type Max. Sampling

RateBandwidth(MHz)

Resolution (bits)

Memory(MS/ch)

VME64 Opt. link

USB2.0 Opt. link

USB2.0Opt. link

PCIExpress

724 ± 1.125 /± 5 EP1C4/EP1C20

Single Ended Differential 100 MS/s 40 14 0.5/4 8 ch 4 ch 4/2 ch 2 ch

720 ± 1 EP1C4 Single Ended Differential 250 MS/s 125 12 1.25/10 8 ch 4 ch 4/2 ch 2 ch

721 ± 0.5 EP1C4 Single Ended Differential 500 MS/s 250 8 2 8 ch - - -

731 ± 0.5 EP1C4 Single Ended Differential 0.5-1 GS/s 250/500 8 2-4 8-4 ch - - 2-1 ch

740 ± 1/± 5 EP3C16 Single Ended 65 MS/s 30 12 0.19/1.5 64 ch 32 ch 32 ch -

751 ± 0.5 EP3C16 Single Ended Differential 1-2 GS/s 500 10 1.8-3.6/

14.4-28.8 8-4 ch 4-2 ch 4-2 ch -

761 ± 0.5 EP3C16 Single Ended Differential 4 GS/s Tdb 10 7.2/57.6 2 ch 1 ch 1 ch -

742(2) ± 0.5 EP3C16 Single Ended 5 GS/s Tbd 12 0.128 32+2 ch 16+1 ch 16+1 ch -

(1) AMC: ADC & Memory controller FPGA. ALTERA models available: EP1C4: Cyclone (4.000 LEs), EP1C20: Cyclone (20.000 LEs), EP3C16: Cyclone III (16.000 LEs). (2) Switched capacitor.

Digitizers running DPP firmwares become multichannel data acquisition systems for nuclear physics or other applications requiring radiation detection. The digitizers accept signals directly from preamplifiers or photomultiplier and implement a digital replacement of several analog modules (Shaping Amplifier, peak sensing ADC, QDC, Discriminator, Scaler…).

• Channels with individually selectable positive or negative polarity

• Optional x10 Imon-Zoom 5/0.5 nA resolution

• Interlock logic per board

• Voltage and Current analog monitor

• Individual channel kill and HV remote enable

• General purpose instruments for use with: Photomultiplier tubes, Germanium detectors and many others devices

Silicon PhotoMultiplier Development KitSilicon PhotoMultiplier Development Kit is a modular development kit dedicated to Silicon Photomultipliers, representing the state-ofthe-art in low light field detection with photon number resolving capabilities. The kit comprises:• A Power Supply and Amplification Unit (PSAU), integrating the SiPM allowing easy mounting and

replacement of the sensor. • A Desktop Waveform digitizer (Mod. DT5720), running a DPP firmware for Charge Integration.• An ultra-fast LED driver.• A plastic scintillating tile, ideal tool for tests with beta emitting isotopes and cosmic rays.• A mini-spectrometer for gamma ray detection.

• Digital implementation of the shaping amplifier + peak sensing ADC (Multi-Channel Analyzer)

• Implemented in the 14 bit, 100MSps digitizers (mod. 724)

• Use of trapezoidal filters to shape the long tail exponential pulses

• Pile-up rejection, Baseline restoration, ballistic deficit correction

• High counting rate, very low dead time

• Energy and timing information can be combined

• Tested with Germanium Detectors at LNL (Legnaro,Italy/ GSI, Germany, /INFN-MI) resolution = 2.2 KeV @ 1.33 MeV (60Co)

• Tested with Silicon Strip (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion beam test)

• Tested with NaI detectors

• Tested with PET

• Tested for a homeland security application using CsI

• Tested with SiPM/MPPC detectors (Università dell’Insubria, Como/ CAEN):- Dark Counting Rate- LED pulser- Readout of LYSO, CsI, BGO crystals + Gamma source - Readout of a scintillator tile for beta particles

• Tested with PMT coupled to scintillators NaI(Tl) and LaBr3

DPP for the Pulse Height Analysis (DPP TF)

Best suited for high resolution spectroscopy (especially Germanium/Silicon detectors)

DPP for the Charge Integration (DPP CI)

DPP TF Block diagram and programmable Parameters

60Co spectrum using Germanium detector.

DPP CI Block diagram and programmable Parameters

SiPM LED pulser spectrum (single photon counting).

• Digital implementation of the QDC + discriminator and gate generator

• Implemented in the 12 bit, high speed digitizers Mod. 720(*)

• Self-gating integration; no delay line to fit the pulse within the gate

• Automatic pedestal subtraction

• Extremely high dynamic range

• Dead-timeless acquisition (no conversion time)

• Energy and timing information can be combined

• On-line coincidences between couples of channels

• Input sensitivity: 40 fC per count

724 digitizers running DPP TF firmware accept signals directly from charge sensitive preamplifiers or photomultiplier and implement a digital replacement of shaping amplifier plus peak sensing ADC (Multi-Channel Analyzer).

The digitizer runs on real time:

• CR-RC-CR digital Timing Filter for self trigger and timing info (Zero crossing)

• Trapezoidal filter (with programmable filter parameters) for energy calculation

• Baseline restorer

720 digitizers running DPP CI accept signals directly from charge sensitive preamplifiers or photomultiplier, SiPM or other fast detectors and implement a digital replacement of QDC, discriminator and gate generator.

The digitizer runs on real time:

• CR-RC digital Timing Filter for self trigger and timing info

• Input signal baseline (pedestal) calculation and subtraction

• Charge Integration (with programmable gate parameters) for energy calculation

Digital Pulse Processing General description

Typically used for PMT or SiPM/MPPC readout

DPP TF Test results

DPP CI Test results

= Time Stamp

Page 3: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

DPP algorithms for triggeringWaveform Digitizers Selection Table

DPP for the Zero Suppression

CAEN Waveform Digitizers feature firmware for Digital Pulse Processing (DPP) for physics applications.The purpose of the DPP is to perform online signal processing on detector signals directly digitized, able to transform the row sequence of samples into a compressed data packet that preserves the information required, minimizing the event data size. DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

• One single board can do the job of several analog modules

• Full information preserved

• Reduction in size, cabling, power consumption and cost per channel

• High counting rate (low dead time)

• High reliability and reproducibility

• Great Flexibility (different digital algorithms can be designed and loaded at any time into the same hardware):- Zero Suppression- Pulse Triggering- Trapezoidal Filters for energy

calculation- Digital CFD for timing

information- Digital Charge Integration- Pulse Shape Analysis- Coincidence- Possibility of customization

• Timing filter RC-(CR)N issues:- High frequency noise rejection (RCfilter

mean)- Baseline restoration (CR or CR2 filter ➞ 1st or

2ndderivative)- Immune to pile-up and low frequency noise

(baseline fluctuation)- Bipolar signal ➞ Zero crossing time-stamp

(digital CFD)

• Constraints on the Time Over Threshold and/or zero crossing can be added to improve the noise rejection

• Data reduction algorithms can be developed to reduce the data throughput:- Full event suppression : one event

(acquisition window) is discarded if no pulse is detected inside the window

- Zero Length Encoding: only the parts exceeding the threshold (plus a certain number of samples before and after) are saved.

• Up to 6kV, up to 15mA (common floating return)• Available with positive, negative or mixed polarity• 16 bit Resolution for Voltage and Current• Optional x10 Imon-Zoom available• Individual channel enable• Interlock logic per board• General purpose instruments for use with: Photomultiplier tubes,

Germanium detectors and many others devices

The V6500 family is composed by 1-unit wide VME 6U modules housing 6 High Voltage Power Supply Independent Channels.The VME interface is VME64 standard compliant (A24/A32/D16).The modules can be programmed to generate an interrupt request on VMEBus based on programmable conditions on HV status.Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported

The NIM Programmable HV Power Supply Family, is a manual and computer controlled module! Module control can take place either locally or remotely via USB or RS485. It is also controllable via TCP/IP through the Smart Fan Unit of CAEN NIM 8301 crate. Modules daisy-chained can operate in several Crates. Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported• Detect up to 32 modules (128 ch.)

VME Programmable HV Power Supply Family NIM Programmable HV Power Supply Family

Form factor / Interfaces / Channels

VME NIM Desktop PCIExpress

Series Full scale Range (V)

AMCFPGA(1) Input Type Max. Sampling

RateBandwidth(MHz)

Resolution (bits)

Memory(MS/ch)

VME64 Opt. link

USB2.0 Opt. link

USB2.0Opt. link

PCIExpress

724 ± 1.125 /± 5 EP1C4/EP1C20

Single Ended Differential 100 MS/s 40 14 0.5/4 8 ch 4 ch 4/2 ch 2 ch

720 ± 1 EP1C4 Single Ended Differential 250 MS/s 125 12 1.25/10 8 ch 4 ch 4/2 ch 2 ch

721 ± 0.5 EP1C4 Single Ended Differential 500 MS/s 250 8 2 8 ch - - -

731 ± 0.5 EP1C4 Single Ended Differential 0.5-1 GS/s 250/500 8 2-4 8-4 ch - - 2-1 ch

740 ± 1/± 5 EP3C16 Single Ended 65 MS/s 30 12 0.19/1.5 64 ch 32 ch 32 ch -

751 ± 0.5 EP3C16 Single Ended Differential 1-2 GS/s 500 10 1.8-3.6/

14.4-28.8 8-4 ch 4-2 ch 4-2 ch -

761 ± 0.5 EP3C16 Single Ended Differential 4 GS/s Tdb 10 7.2/57.6 2 ch 1 ch 1 ch -

742(2) ± 0.5 EP3C16 Single Ended 5 GS/s Tbd 12 0.128 32+2 ch 16+1 ch 16+1 ch -

(1) AMC: ADC & Memory controller FPGA. ALTERA models available: EP1C4: Cyclone (4.000 LEs), EP1C20: Cyclone (20.000 LEs), EP3C16: Cyclone III (16.000 LEs). (2) Switched capacitor.

Digitizers running DPP firmwares become multichannel data acquisition systems for nuclear physics or other applications requiring radiation detection. The digitizers accept signals directly from preamplifiers or photomultiplier and implement a digital replacement of several analog modules (Shaping Amplifier, peak sensing ADC, QDC, Discriminator, Scaler…).

• Channels with individually selectable positive or negative polarity

• Optional x10 Imon-Zoom 5/0.5 nA resolution

• Interlock logic per board

• Voltage and Current analog monitor

• Individual channel kill and HV remote enable

• General purpose instruments for use with: Photomultiplier tubes, Germanium detectors and many others devices

Silicon PhotoMultiplier Development KitSilicon PhotoMultiplier Development Kit is a modular development kit dedicated to Silicon Photomultipliers, representing the state-ofthe-art in low light field detection with photon number resolving capabilities. The kit comprises:• A Power Supply and Amplification Unit (PSAU), integrating the SiPM allowing easy mounting and

replacement of the sensor. • A Desktop Waveform digitizer (Mod. DT5720), running a DPP firmware for Charge Integration.• An ultra-fast LED driver.• A plastic scintillating tile, ideal tool for tests with beta emitting isotopes and cosmic rays.• A mini-spectrometer for gamma ray detection.

• Digital implementation of the shaping amplifier + peak sensing ADC (Multi-Channel Analyzer)

• Implemented in the 14 bit, 100MSps digitizers (mod. 724)

• Use of trapezoidal filters to shape the long tail exponential pulses

• Pile-up rejection, Baseline restoration, ballistic deficit correction

• High counting rate, very low dead time

• Energy and timing information can be combined

• Tested with Germanium Detectors at LNL (Legnaro,Italy/ GSI, Germany, /INFN-MI) resolution = 2.2 KeV @ 1.33 MeV (60Co)

• Tested with Silicon Strip (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion beam test)

• Tested with NaI detectors

• Tested with PET

• Tested for a homeland security application using CsI

• Tested with SiPM/MPPC detectors (Università dell’Insubria, Como/ CAEN):- Dark Counting Rate- LED pulser- Readout of LYSO, CsI, BGO crystals + Gamma source - Readout of a scintillator tile for beta particles

• Tested with PMT coupled to scintillators NaI(Tl) and LaBr3

DPP for the Pulse Height Analysis (DPP TF)

Best suited for high resolution spectroscopy (especially Germanium/Silicon detectors)

DPP for the Charge Integration (DPP CI)

DPP TF Block diagram and programmable Parameters

60Co spectrum using Germanium detector.

DPP CI Block diagram and programmable Parameters

SiPM LED pulser spectrum (single photon counting).

• Digital implementation of the QDC + discriminator and gate generator

• Implemented in the 12 bit, high speed digitizers Mod. 720(*)

• Self-gating integration; no delay line to fit the pulse within the gate

• Automatic pedestal subtraction

• Extremely high dynamic range

• Dead-timeless acquisition (no conversion time)

• Energy and timing information can be combined

• On-line coincidences between couples of channels

• Input sensitivity: 40 fC per count

724 digitizers running DPP TF firmware accept signals directly from charge sensitive preamplifiers or photomultiplier and implement a digital replacement of shaping amplifier plus peak sensing ADC (Multi-Channel Analyzer).

The digitizer runs on real time:

• CR-RC-CR digital Timing Filter for self trigger and timing info (Zero crossing)

• Trapezoidal filter (with programmable filter parameters) for energy calculation

• Baseline restorer

720 digitizers running DPP CI accept signals directly from charge sensitive preamplifiers or photomultiplier, SiPM or other fast detectors and implement a digital replacement of QDC, discriminator and gate generator.

The digitizer runs on real time:

• CR-RC digital Timing Filter for self trigger and timing info

• Input signal baseline (pedestal) calculation and subtraction

• Charge Integration (with programmable gate parameters) for energy calculation

Digital Pulse Processing General description

Typically used for PMT or SiPM/MPPC readout

DPP TF Test results

DPP CI Test results

= Time Stamp

Page 4: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

DPP algorithms for triggeringWaveform Digitizers Selection Table

DPP for the Zero Suppression

CAEN Waveform Digitizers feature firmware for Digital Pulse Processing (DPP) for physics applications.The purpose of the DPP is to perform online signal processing on detector signals directly digitized, able to transform the row sequence of samples into a compressed data packet that preserves the information required, minimizing the event data size. DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

• One single board can do the job of several analog modules

• Full information preserved

• Reduction in size, cabling, power consumption and cost per channel

• High counting rate (low dead time)

• High reliability and reproducibility

• Great Flexibility (different digital algorithms can be designed and loaded at any time into the same hardware):- Zero Suppression- Pulse Triggering- Trapezoidal Filters for energy

calculation- Digital CFD for timing

information- Digital Charge Integration- Pulse Shape Analysis- Coincidence- Possibility of customization

• Timing filter RC-(CR)N issues:- High frequency noise rejection (RCfilter

mean)- Baseline restoration (CR or CR2 filter ➞ 1st or

2ndderivative)- Immune to pile-up and low frequency noise

(baseline fluctuation)- Bipolar signal ➞ Zero crossing time-stamp

(digital CFD)

• Constraints on the Time Over Threshold and/or zero crossing can be added to improve the noise rejection

• Data reduction algorithms can be developed to reduce the data throughput:- Full event suppression : one event

(acquisition window) is discarded if no pulse is detected inside the window

- Zero Length Encoding: only the parts exceeding the threshold (plus a certain number of samples before and after) are saved.

• Up to 6kV, up to 15mA (common floating return)• Available with positive, negative or mixed polarity• 16 bit Resolution for Voltage and Current• Optional x10 Imon-Zoom available• Individual channel enable• Interlock logic per board• General purpose instruments for use with: Photomultiplier tubes,

Germanium detectors and many others devices

The V6500 family is composed by 1-unit wide VME 6U modules housing 6 High Voltage Power Supply Independent Channels.The VME interface is VME64 standard compliant (A24/A32/D16).The modules can be programmed to generate an interrupt request on VMEBus based on programmable conditions on HV status.Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported

The NIM Programmable HV Power Supply Family, is a manual and computer controlled module! Module control can take place either locally or remotely via USB or RS485. It is also controllable via TCP/IP through the Smart Fan Unit of CAEN NIM 8301 crate. Modules daisy-chained can operate in several Crates. Module control via OPC Server.Optional Software Tool for remote control:• Monitor and setting of all the channel parameters• Java Application, Windows and Linux supported• Detect up to 32 modules (128 ch.)

VME Programmable HV Power Supply Family NIM Programmable HV Power Supply Family

Form factor / Interfaces / Channels

VME NIM Desktop PCIExpress

Series Full scale Range (V)

AMCFPGA(1) Input Type Max. Sampling

RateBandwidth(MHz)

Resolution (bits)

Memory(MS/ch)

VME64 Opt. link

USB2.0 Opt. link

USB2.0Opt. link

PCIExpress

724 ± 1.125 /± 5 EP1C4/EP1C20

Single Ended Differential 100 MS/s 40 14 0.5/4 8 ch 4 ch 4/2 ch 2 ch

720 ± 1 EP1C4 Single Ended Differential 250 MS/s 125 12 1.25/10 8 ch 4 ch 4/2 ch 2 ch

721 ± 0.5 EP1C4 Single Ended Differential 500 MS/s 250 8 2 8 ch - - -

731 ± 0.5 EP1C4 Single Ended Differential 0.5-1 GS/s 250/500 8 2-4 8-4 ch - - 2-1 ch

740 ± 1/± 5 EP3C16 Single Ended 65 MS/s 30 12 0.19/1.5 64 ch 32 ch 32 ch -

751 ± 0.5 EP3C16 Single Ended Differential 1-2 GS/s 500 10 1.8-3.6/

14.4-28.8 8-4 ch 4-2 ch 4-2 ch -

761 ± 0.5 EP3C16 Single Ended Differential 4 GS/s Tdb 10 7.2/57.6 2 ch 1 ch 1 ch -

742(2) ± 0.5 EP3C16 Single Ended 5 GS/s Tbd 12 0.128 32+2 ch 16+1 ch 16+1 ch -

(1) AMC: ADC & Memory controller FPGA. ALTERA models available: EP1C4: Cyclone (4.000 LEs), EP1C20: Cyclone (20.000 LEs), EP3C16: Cyclone III (16.000 LEs). (2) Switched capacitor.

Digitizers running DPP firmwares become multichannel data acquisition systems for nuclear physics or other applications requiring radiation detection. The digitizers accept signals directly from preamplifiers or photomultiplier and implement a digital replacement of several analog modules (Shaping Amplifier, peak sensing ADC, QDC, Discriminator, Scaler…).

• Channels with individually selectable positive or negative polarity

• Optional x10 Imon-Zoom 5/0.5 nA resolution

• Interlock logic per board

• Voltage and Current analog monitor

• Individual channel kill and HV remote enable

• General purpose instruments for use with: Photomultiplier tubes, Germanium detectors and many others devices

Silicon PhotoMultiplier Development KitSilicon PhotoMultiplier Development Kit is a modular development kit dedicated to Silicon Photomultipliers, representing the state-ofthe-art in low light field detection with photon number resolving capabilities. The kit comprises:• A Power Supply and Amplification Unit (PSAU), integrating the SiPM allowing easy mounting and

replacement of the sensor. • A Desktop Waveform digitizer (Mod. DT5720), running a DPP firmware for Charge Integration.• An ultra-fast LED driver.• A plastic scintillating tile, ideal tool for tests with beta emitting isotopes and cosmic rays.• A mini-spectrometer for gamma ray detection.

• Digital implementation of the shaping amplifier + peak sensing ADC (Multi-Channel Analyzer)

• Implemented in the 14 bit, 100MSps digitizers (mod. 724)

• Use of trapezoidal filters to shape the long tail exponential pulses

• Pile-up rejection, Baseline restoration, ballistic deficit correction

• High counting rate, very low dead time

• Energy and timing information can be combined

• Tested with Germanium Detectors at LNL (Legnaro,Italy/ GSI, Germany, /INFN-MI) resolution = 2.2 KeV @ 1.33 MeV (60Co)

• Tested with Silicon Strip (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion beam test)

• Tested with NaI detectors

• Tested with PET

• Tested for a homeland security application using CsI

• Tested with SiPM/MPPC detectors (Università dell’Insubria, Como/ CAEN):- Dark Counting Rate- LED pulser- Readout of LYSO, CsI, BGO crystals + Gamma source - Readout of a scintillator tile for beta particles

• Tested with PMT coupled to scintillators NaI(Tl) and LaBr3

DPP for the Pulse Height Analysis (DPP TF)

Best suited for high resolution spectroscopy (especially Germanium/Silicon detectors)

DPP for the Charge Integration (DPP CI)

DPP TF Block diagram and programmable Parameters

60Co spectrum using Germanium detector.

DPP CI Block diagram and programmable Parameters

SiPM LED pulser spectrum (single photon counting).

• Digital implementation of the QDC + discriminator and gate generator

• Implemented in the 12 bit, high speed digitizers Mod. 720(*)

• Self-gating integration; no delay line to fit the pulse within the gate

• Automatic pedestal subtraction

• Extremely high dynamic range

• Dead-timeless acquisition (no conversion time)

• Energy and timing information can be combined

• On-line coincidences between couples of channels

• Input sensitivity: 40 fC per count

724 digitizers running DPP TF firmware accept signals directly from charge sensitive preamplifiers or photomultiplier and implement a digital replacement of shaping amplifier plus peak sensing ADC (Multi-Channel Analyzer).

The digitizer runs on real time:

• CR-RC-CR digital Timing Filter for self trigger and timing info (Zero crossing)

• Trapezoidal filter (with programmable filter parameters) for energy calculation

• Baseline restorer

720 digitizers running DPP CI accept signals directly from charge sensitive preamplifiers or photomultiplier, SiPM or other fast detectors and implement a digital replacement of QDC, discriminator and gate generator.

The digitizer runs on real time:

• CR-RC digital Timing Filter for self trigger and timing info

• Input signal baseline (pedestal) calculation and subtraction

• Charge Integration (with programmable gate parameters) for energy calculation

Digital Pulse Processing General description

Typically used for PMT or SiPM/MPPC readout

DPP TF Test results

DPP CI Test results

= Time Stamp

Page 5: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

Copyright © CAEN spa. All rights reserved. Information in this publication supersedes all earlier versions. Specifications subject to change without notice • DPPbrochure2010_180610_ADOCUME00068

CAEN S.p.A.Via Vetraia, 1155049 ViareggioItalyTel. +39.0584.388.398Fax [email protected]

CAEN GmbHEckehardweg 1042653 SolingenGermany Tel. +49.212.2544077Mobile 49(0)15116548484Fax [email protected]

CAEN Technologies, Inc.1140 Bay Street - Suite 2 CStaten Island, NY 10305USATel. +1.718.981.0401Fax [email protected]

CAENTools for Discovery

Electronic Instrumentation

For more information, visit our web site: www.caen.it

Resolution Comparison between Analog QDC DPP CI

DPP CI vs Analog Chain

DPP-CI Analog QDC

Energy (MeV) Res (%) Res (%)

0.481 (137Cs Compton edge) 9.41 ± 1.18 12.80 ± 0.70

0.662 (137Cs Photopeak) 7.01 ± 0.04 8.17 ± 0.04

1.17 (60Cs Photopeak) 5.67 ± 0.03 6.66 ± 0.18

1.33 (60Cs Photopeak) 5.546 ± 0.024 5.89 ±0.13

2.51 (60Cs Sum peak) 3.82 ± 0.11 4.10 ± 0.24

Two different acquisition chains for gamma ray spectroscopy were tested, one based on an analog QDC (Mod V792N) and the other based on a DT5720 digitizer with a charge integrating DPP CI. Two different gamma ray sources were used in order to compare the energy resolutions of the two setups, 137Cs and 60Co.

The preliminary results seems to highlight the better energy resolution of DT5720 with DPP CI than the V792N one, especially considering the three gamma ray emission peaks (137Cs - 0.662 MeV, 60Co - 1.17 /1.33 MeV) whose shape and high statistics minimize fit uncertainties.

• Up to 14 bit resolution

• VME64X, Optical Link, USB 2.0, PCI Express Interfaces available

• Memory buffer: up to 58MS/ch (max. 1024 events)

• Multi-board synchronization and trigger distribution

• FPGA fimware for Digital Pulse Processing

• Software Tools for Windows and Linux

CAEN Waveform Digitizers feature Digital Pulse Processing (DPP) firmwares for physics applications.

DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

DPP for Time MeasurementsStudy of Digital algorithms for Timing Analysis• Positive/negative pulses digitally transformed into bipolar

pulses

• The Zero Crossing doesn’t depend on the pulse amplitude

• Timing filters: CRN or Digital CFD

• Optional RC filter (mean filter) to reduce the HF noise

• ZC interpolations: Linear (2 points) / Cubic (4 points) / Best fit line or curve (4 or more points)

Electronic InstrumentationCAENTools for Discovery

Digital Pulse Processing Overview

The CAEN Waveform Digitizers are Platform independent instruments housing high speed (up to 5 GS/s) multichannel ADC, with local memory and FPGA for real-time data processing.

Available in different form factors: VME, NIM, Desktop and PCI Express.

DPP for γ-n Discrimination

DPP for Pulse Counting (SCA)

• Digital implementation of the following techniques:- Rise Time discrimination: Rise Time - E correlation- Double gate integration: ∆–E correlation- Zero crossing method: ZC – E correlation

• It’s a combination of energy and timing DPP algorithms

• Algorithms being tested (collaboration with Duke University)

• Digital implementation of the discriminator + scaler (Single-Channel Analyzer)

• Can be implemented in the high density digitizers (740 Series)

• Pulse Triggering: baseline restoration, noise rejection, etc…

• Single or Multi-Channel Energy Windowing

DPP γ-n Discrimination block diagram and programmable Parameters

Double Gate Integration

Zero Crossing method

Fully Digital Solution (DPP CI)

Traditional Analog Chain

Under Test

Under Test

DPP for Pulse Counting block diagram and programmable Parameters

Timing error as function of input signal Rise Time and Signal Amplitude (50, 100, 200, 500 mVpp).Delay: Ts * 1.5 (worst case).

DPP for Time Measurements Preliminary Test results

Page 6: · PDF fileCAEN Waveform Digitizers feature firmware for Digital Pulse ... (SSSSD and DSSSD) and CsI detectors (LundandUppsala, Sweden - ion ... (Multi-Channel Analyzer)

Copyright © CAEN spa. All rights reserved. Information in this publication supersedes all earlier versions. Specifications subject to change without notice • DPPbrochure2010_180610_ADOCUME00068

CAEN S.p.A.Via Vetraia, 1155049 ViareggioItalyTel. +39.0584.388.398Fax [email protected]

CAEN GmbHEckehardweg 1042653 SolingenGermany Tel. +49.212.2544077Mobile 49(0)15116548484Fax [email protected]

CAEN Technologies, Inc.1140 Bay Street - Suite 2 CStaten Island, NY 10305USATel. +1.718.981.0401Fax [email protected]

CAENTools for Discovery

Electronic Instrumentation

For more information, visit our web site: www.caen.it

Resolution Comparison between Analog QDC DPP CI

DPP CI vs Analog Chain

DPP-CI Analog QDC

Energy (MeV) Res (%) Res (%)

0.481 (137Cs Compton edge) 9.41 ± 1.18 12.80 ± 0.70

0.662 (137Cs Photopeak) 7.01 ± 0.04 8.17 ± 0.04

1.17 (60Cs Photopeak) 5.67 ± 0.03 6.66 ± 0.18

1.33 (60Cs Photopeak) 5.546 ± 0.024 5.89 ±0.13

2.51 (60Cs Sum peak) 3.82 ± 0.11 4.10 ± 0.24

Two different acquisition chains for gamma ray spectroscopy were tested, one based on an analog QDC (Mod V792N) and the other based on a DT5720 digitizer with a charge integrating DPP CI. Two different gamma ray sources were used in order to compare the energy resolutions of the two setups, 137Cs and 60Co.

The preliminary results seems to highlight the better energy resolution of DT5720 with DPP CI than the V792N one, especially considering the three gamma ray emission peaks (137Cs - 0.662 MeV, 60Co - 1.17 /1.33 MeV) whose shape and high statistics minimize fit uncertainties.

• Up to 14 bit resolution

• VME64X, Optical Link, USB 2.0, PCI Express Interfaces available

• Memory buffer: up to 58MS/ch (max. 1024 events)

• Multi-board synchronization and trigger distribution

• FPGA fimware for Digital Pulse Processing

• Software Tools for Windows and Linux

CAEN Waveform Digitizers feature Digital Pulse Processing (DPP) firmwares for physics applications.

DPP algorithms are implemented in FPGA and can be reprogrammed at any time. In one single module you have the complete information and the capability to extract all the quantities of interest.

DPP for Time MeasurementsStudy of Digital algorithms for Timing Analysis• Positive/negative pulses digitally transformed into bipolar

pulses

• The Zero Crossing doesn’t depend on the pulse amplitude

• Timing filters: CRN or Digital CFD

• Optional RC filter (mean filter) to reduce the HF noise

• ZC interpolations: Linear (2 points) / Cubic (4 points) / Best fit line or curve (4 or more points)

Electronic InstrumentationCAENTools for Discovery

Digital Pulse Processing Overview

The CAEN Waveform Digitizers are Platform independent instruments housing high speed (up to 5 GS/s) multichannel ADC, with local memory and FPGA for real-time data processing.

Available in different form factors: VME, NIM, Desktop and PCI Express.

DPP for γ-n Discrimination

DPP for Pulse Counting (SCA)

• Digital implementation of the following techniques:- Rise Time discrimination: Rise Time - E correlation- Double gate integration: ∆–E correlation- Zero crossing method: ZC – E correlation

• It’s a combination of energy and timing DPP algorithms

• Algorithms being tested (collaboration with Duke University)

• Digital implementation of the discriminator + scaler (Single-Channel Analyzer)

• Can be implemented in the high density digitizers (740 Series)

• Pulse Triggering: baseline restoration, noise rejection, etc…

• Single or Multi-Channel Energy Windowing

DPP γ-n Discrimination block diagram and programmable Parameters

Double Gate Integration

Zero Crossing method

Fully Digital Solution (DPP CI)

Traditional Analog Chain

Under Test

Under Test

DPP for Pulse Counting block diagram and programmable Parameters

Timing error as function of input signal Rise Time and Signal Amplitude (50, 100, 200, 500 mVpp).Delay: Ts * 1.5 (worst case).

DPP for Time Measurements Preliminary Test results