2
“Design for parallel and low power” Authors: Fabien Colas-Bigey 1 , [email protected] Albert Cohen 2 , [email protected] Chantal Couvreur 3 , [email protected] Luciano Lavagno 4 , [email protected] Eugenio Villar 5 , [email protected] Daniel Calvo 6 , [email protected] and Andrei Terechko 6 , [email protected] Affiliations: 1 Thales Communications and Security, 2 Ecole Normale Supérieure, 3 Interuniversitair Micro-Electronica Centrum, 4 Politecnico di Torino, 5 University of Cantabria, 6 Tedesys, 7 Vector Fabrics Abstract The PHARAON project targets the development of two different sets of techniques and tools, both aiming at best exploiting the low-power capabilities of modern multi-core processors, tackling both the programming and runtime power management challenges mentioned above. The first set will directly impact the design of the application. The objective is to assist the designer in finding the most adequate software architecture taking into account hardware constraints. To do so, tools will be capable to evaluate the parallel structure of an application and propose improvements. A tool will also be capable to handle communications between different processors and generate the multi-processor embedded code. The second set of techniques and tools will impact the runtime behavior of the application. The objective is to adapt the performance of the platform, (frequency & voltage for example) in order to consume only the required energy. A reconfiguration system and a low power scheduler will be integrated with other run-time components on top of the platform. To demonstrate the efficiency of the developed techniques and tools, three demonstrators will be produced: 2 radio protocols with real-time reconfiguration and multi-stream capabilities, advanced 3D stereoscopic applications with real- time and high definition constraints.

“Design for parallel and low power”conferenze.dei.polimi.it/depcp/proceedings/arch_pdf/depcp2012... · “Design for parallel and low power” Authors: Fabien Colas-Bigey1,

  • Upload
    others

  • View
    7

  • Download
    0

Embed Size (px)

Citation preview

Page 1: “Design for parallel and low power”conferenze.dei.polimi.it/depcp/proceedings/arch_pdf/depcp2012... · “Design for parallel and low power” Authors: Fabien Colas-Bigey1,

“Design for parallel and low power” Authors: Fabien Colas-Bigey1, [email protected] Albert Cohen2, [email protected] Chantal Couvreur3, [email protected] Luciano Lavagno4, [email protected] Eugenio Villar5, [email protected] Daniel Calvo6, [email protected] and Andrei Terechko6, [email protected] Affiliations: 1Thales Communications and Security, 2Ecole Normale Supérieure, 3Interuniversitair Micro-Electronica Centrum, 4Politecnico di Torino, 5University of Cantabria, 6Tedesys, 7Vector Fabrics Abstract The PHARAON project targets the development of two different sets of techniques and tools, both aiming at best exploiting the low-power capabilities of modern multi-core processors, tackling both the programming and runtime power management challenges mentioned above. The first set will directly impact the design of the application. The objective is to assist the designer in finding the most adequate software architecture taking into account hardware constraints. To do so, tools will be capable to evaluate the parallel structure of an application and propose improvements. A tool will also be capable to handle communications between different processors and generate the multi-processor embedded code. The second set of techniques and tools will impact the runtime behavior of the application. The objective is to adapt the performance of the platform, (frequency & voltage for example) in order to consume only the required energy. A reconfiguration system and a low power scheduler will be integrated with other run-time components on top of the platform. To demonstrate the efficiency of the developed techniques and tools, three demonstrators will be produced: 2 radio protocols with real-time reconfiguration and multi-stream capabilities, advanced 3D stereoscopic applications with real-time and high definition constraints.!

Page 2: “Design for parallel and low power”conferenze.dei.polimi.it/depcp/proceedings/arch_pdf/depcp2012... · “Design for parallel and low power” Authors: Fabien Colas-Bigey1,

Parallel and Heterogeneous Architectures for Real-time ApplicatiONs

http://researchprojects.xwiki.com/xwiki/bin/view/PHARAON

!"#$ %&'(')*$ +,-.#/0$ 01,2#03$ 0"#$ 4#5#6-+7#80$ -9$ 0:-$4;99#,#80$3#03$-9$0#/"8;<=#3$184$0--63>$?-0"$1;7;82$10$?#30$#@+6-;0;82$ 0"#$ 6-:A+-:#,$ /1+1?;6;0;#3$ -9$ #7?#44#4$ 7=60;A/-,#$B-C3$:;0"$"#0#,-28#-=3$C%D>$EB%$184$F%D$/-,#3G! H;,30$3#0$-9$0#/"8;<=#3$184$0--63" )?.#/0;5#I$ 133;30 0"#$ 4#3;28#,$ ;8$ 9;84;82$ 0"#$ 7-30$14#<=10#$3-90:1,#$1,/";0#/0=,#$01J;82$;80-$1//-=80$"1,4A:1,#$/-830,1;803G" E#5#6-+7#803I$ #516=10#$ 0"#$ +1,166#6$ 30,=/0=,#$ -9$ 18$1++6;/10;-8$ 184$ +,-+-3#$ ;7+,-5#7#803>$ "1846#$ /-77=8;A/10;-83$ ?#0:##8$ 4;99#,#80$ +,-/#33-,3$ 184$ 2#8#,10#$ 0"#$7=60;A+,-/#33-,$#7?#44#4$/-4#G

! B#/-84$3#0$-9$0#/"8;<=#3$184$0--63" )?.#/0;5#I$ 141+0$ 0"#$ +#,9-,718/#$ -9$ 0"#$ +6109-,7$K9,#<=#8/L$ M$ 5-6012#$ 9-,$ #@17+6#N$ ;8$ -,4#,$ 0-$ /-83=7#$-86L$0"#$,#<=;,#4$#8#,2LG" E#5#6-+7#803I$1 ,#/-89;2=,10;-8$3L30#7$184$1$6-:$+-:#,$3/"#4=6#,G

O@+#/0#4$;7+1/03I! (#4=/0;-8$-9$3-90:1,#$4#5#6-+7#80$/-303! (#4=/0;-8$-9$+-:#,$/-83=7+0;-8! (#4=/0;-8$-9$0;7#$0-$71,J#0

!1,2#0#4$301841,43I! DPQ$R$P1,0#! )+#8P%

!",##$ 4#7-830,10-,3$ 9,-7$ 0:-$ 4-71;83>$ ,14;-$ 184$ ;712#$+,-/#33;82>$:;66$?#$+,-4=/#4G! (14;-$4#7-830,10-,3" P'C$ 61L#,$ ;7+6#7#80#4$ -8$ 7=60;$ F%%$ '(P$ ?13#4$+6109-,7" %"L3;/16$ 61L#,$ KQSN$ :;0"$ ,#16A0;7#$ ,#/-89;2=,10;-8$ 184$7=60;A30,#17$ /+1?;6;0;#3$ ;7+6#7#80#4$ -8$ '(P$ ?13#4$+6109-,7$T$3+#/;16;U#4$EB%

! V712#$+,-/#33;82$4#7-830,10-,$" '4518/#4$ WE$ 30#,#-3/-+;/$ 1++6;/10;-83$ :;0"$ ,#16A0;7#$184$";2"$4#9;8;0;-8$ /-830,1;803$ 01,2#0;82$ 0"#$ 1=0-7-0;5#$4-71;8$9-,$"=7183R-?301/6#$4#0#/0;-8

Objectives & Impact Demonstrators

[email protected] “New paradigms for embedded systems, monitoring and control towards complex system engineering”Project number 288307 / 36 Months

!"#$ ;0#,10;5#$4#3;28$96-:$3=++-,03$0"#$4#3;28#,$9,-7$";2"$6#5#6$3+#/;9;10;-8$;8$DPQAP1,0#$4-:8$0-$;7+6#7#8010;-8G$

Design Flow Code Generator!"#$ /-7+6#0#$ BX$ 301/J$ 0-$ ?#$ #@#/=0#4$ ;8$ #1/"$ 8-4#$ ;3$1=0-710;/166L$2#8#,10#4$9,-7$0"#$DPQRP'(!O$7-4#63$184$0"#$9=8/0;-816$/-4#G!"#$2#8#,10-,$+,-4=/#3$-+0;7;U#4$/-4#>$;8/6=4;82$144;0;-816$/-4#$+,-5;4;82$+1,166#6;37$184$,=8A0;7#$-+0;7;U10;-83G

Q#21/L$/-4#$$

&#+012-8$E10196-:$BL8/",-8-=3$

Q182=12#$BL30#7$E#3/,;+0;-8I$'++6;/10;-8$T$%6109-,7$

T$ T$

%&'(')*$B-90:1,#$$F#8#,10-,$$

$

BL30#7$B+#/;9;/10;-8$

)+#8P%$'88-010;-83$

Q-:A%-:#,$B/"#4=6#,$ %6109-,7$)B$

184$6;?,1,;#3$

!13JA6#5#6$/-8/=,,#8/L$

(=8A0;7#$,#/-89;2=,10;-8$

71812#,$

'++6;/10;-8$BX$

BX$+6109-,7$

O7?#44#4$BX$

Parallelisation toolchain andPerformances analysis

High Level System Description(UML Marte + C Code)

Addition of low power strategiesint main(void){int len = 128;FFT(buf,len);

...

int main(void){

FFT(buf,len);

...

int main(void){int len = 128;FFT(buf,len);

...

int main(void){int len = 128;FFT(buf,len);

...

Code Generator

!"#$%&'()*+,'$%-./.,"0

123-4'*,)+5-$*-67/.'#+5-65+,&$*0