Upload
others
View
25
Download
0
Embed Size (px)
Citation preview
Alignment Marker Mapping and Insertion - Supporting Material for Comment #3 and #2
Adrian Butter (on behalf of the P802.3bs Logic Ad Hoc team)
Contributors
• Mark Gustlin, Xilinx• Pete Anslow, Ciena• Ben Jones, Xilinx• Jeff Slavick, Avago Technologies• Eric Baden, Broadcom• Juan Carlos Calderon, Inphi• David Ofelt, Juniper Networks• Tongtong Wang, Huawei• Phil Sun, Credo Semiconductor
2
Introduction➢ Alignment Marker format definition is one of the Logic Ad Hoc BTIs to resolve in support of a technically
complete P802.3bs draft:
➢ Since December 2015, several Logic Ad Hoc team members have made excellent contributions towards resolving this BTI! For example:
○ Toward 400GbE AMs and PAM4 test pattern characteristics○ 400GbE AMs revised proposal○ Proposed AM Format
➢ Logic Ad Hoc team consensus has been attained on Alignment Marker formatting.➢ Comment #3 was logged against P802.3bs D1.2 to support technical updates capturing this consensus.
○ Comment #2 was also logged identifying an ancillary issue found during this activity.○ As a bonus, the proposed response to comment #69 is also included...
➢ Editing details supporting these technical updates are contained in “butter_3bs_02a_0316”.➢ This presentation identifies those updates with supporting material...
Note: Slide changes based on suggestions received during the 23-Feb-2016 400Gb/s Logic Ad Hoc call are denoted with in the upper right corner.
4Note: Slide changes since submission of butter_3bs_01_0316 are denoted with in the upper right corner.
Objectives
m513
m512
m511
m510
m509
m508
m507
m506
m513
m512
m511
m510
m509
m508
m507
m506
m505
m504
m503
m502
m501
m500
m499
m498
m504
m503
m502
m501
m500
m499
m498
m505 m497
m496
m495
m494
m493
m492
m491
m490
m497
m496
m495
m494
m493
m492
m491
m490
m489
m488
m487
m486
m485
m484
m483
m482
m488
m487
m486
m485
m484
m483
m482
m489 m481
m480
m479
m478
m477
m476
m475
m474
m481
m480
m479
m478
m477
m476
m475
m474
m473
m472
m471
m470
m469
m468
m467
m466
m472
m471
m470
m469
m468
m467
m466
m473 m465
m464
m463
m462
m461
m460
m459
m458
m465
m464
m463
m462
m461
m460
m459
m458
m457
m456
m455
m454
m453
m452
m451
m450
m456
m455
m454
m453
m452
m451
m450
m457 m449
m448
m447
m446
m445
m444
m443
m442
m449
m448
m447
m446
m445
m444
m443
m442
m441
m440
m439
m438
m437
m436
m435
m434
m440
m439
m438
m437
m436
m435
m434
m441 m433
m432
m431
m430
m429
m428
m427
m426
m433
m432
m431
m430
m429
m428
m427
m426
m425
m424
m423
m422
m421
m420
m419
m418
m424
m423
m422
m421
m420
m419
m418
m425 m417
m416
m415
m414
m413
m412
m411
m417
m416
m415
m414
m413
m412
m411
mNNN 10-bit Message symbol NNN of FEC codeword A. mNNN 10-bit Message symbol NNN of FEC codeword B.
Map alignment markers to FEC codewords in the following manner:
7
BitRange 20 23 24 29 30 31 32 39 50 55 56 59 60 63 64 69 80 87 88 89 90 95 96 99 120 129
0
1
2
3
12
13
14
15
Lane
0:5
6:11
12:17
18:23
72:77
78:83
84:89
90:95
98:99
96:97
102:103
100:101
122:123
120:121
126:127
124:125
132:135
128:131
140:143
136:139
180:183
176:179
188:191
184:187
192:195
196:199
200:203
204:207
240:243
244:247
248:251
252:255
256:257
258:259
260:261
262:263
280:281
282:283
284:285
286:287
294:299
288:293
306:311
300:305
366:371
360:365
378:383
372:377
384:393
394:403
404:413
414:423
504:513
514:519
x:y = PRBS9 bit range for the current Alignment Marker insertion operation (bit 0 generated first).10-bit Message symbol of FEC codeword A. 10-bit Message symbol of FEC codeword B.
PRBS9 padding is organized in the following manner:
8
Objectives
Comment #3 and #69 Update - 119.2.4.4 Paragraph 1
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 9
Proposed response to comment #69...
Comment #3 Update - 119.2.4.4 Paragraph 2
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 10
Comment #3 Update - 119.2.4.4 Paragraph 3, Figure 119-4
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 11
Comment #3 Update - 119.2.4.4 Paragraph 4, Table 119-1
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text.
PCS lane Encodingnumber {CM0 , CM1 , CM2 , CM3 , CM4 , CM5 , UM0 , UM1 , UM2 , UM3 , UM4 , UM5}0 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x9E , 0xEB , 0x27 , 0x61 , 0x14 , 0xD81 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x50 , 0x74 , 0x88 , 0xAF , 0x8B , 0x772 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0xB4 , 0xB7 , 0xEA , 0x4B , 0x48 , 0x153 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0xE4 , 0xFB , 0xF1 , 0x1B , 0x04 , 0x0E4 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0xDC , 0x58 , 0xEE , 0x23 , 0xA7 , 0x115 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0xBD , 0xA9 , 0xBF , 0x42 , 0x56 , 0x406 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x97 , 0x67 , 0x77 , 0x68 , 0x98 , 0x887 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x24 , 0x35 , 0xA5 , 0xDB , 0xCA , 0x5A8 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x57 , 0x64 , 0x51 , 0xA8 , 0x9B , 0xAE9 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x28 , 0xF9 , 0x3E , 0xD7 , 0x06 , 0xC110 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0xCB , 0xD1 , 0xAD , 0x34 , 0x2E , 0x5211 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x5E , 0x1E , 0x38 , 0xA1 , 0xE1 , 0xC712 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x19 , 0x98 , 0xF9 , 0xE6 , 0x67 , 0x0613 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x84 , 0xEC , 0x20 , 0x7B , 0x13 , 0xDF14 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x13 , 0xA4 , 0xED , 0xEC , 0x5B , 0x1215 0x9A , 0x4A , 0x26 , 0x65 , 0xB5 , 0xD9 , 0x3F , 0x8A , 0xBE , 0xC0 , 0x75 , 0x41
12
Comment #3 Update - 119.2.4.4 Paragraph 5+ (New Content)
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 14
Comment #3 and #2 Update - 119.2.4.4 Paragraph 5+ (New Content)
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 16
Comment #3 and #2 Update - 119.2.4.5
Note: Changes since 23-Feb-2016 400Gb/s Logic Ad Hoc call appear in red italicized text. 17