If you can't read please download the document

A Fresh Look at DRAM Architecture: New Techniques to Improve DRAM Latency, Parallelism, and Energy Efficiency Onur Mutlu [email protected] July 4, 2013 INRIA

Download PPTX Report

Upload
marion-gregory
View
220
Download
1

Embed Size (px)

Some Opportunities and Obstacles in Cross-Layer and Cross-Component (Power) Management Onur Mutlu onur@cmu.edu NSF CPOM Workshop, 2/10/2012

Some Opportunities and Obstacles in Cross-Layer and Cross-Component (Power) Management Onur Mutlu [email protected] NSF CPOM Workshop, 2/10/2012

Documents

1 An Analytical Model for Performance and Lifetime …1 An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories Reza Salkhordeh, Onur Mutlu, and

1 An Analytical Model for Performance and Lifetime …1 An Analytical Model for Performance and Lifetime Estimation of Hybrid DRAM-NVM Main Memories Reza Salkhordeh, Onur Mutlu, and

Documents

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu onur@cmu.edu HiPEAC ACACES Summer

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] HiPEAC ACACES Summer

Documents

Review: DRAM Controller: Functions Computer Architecture: Main Memory (Part …ece740/f13/lib/exe/... · 2013-11-22 · Computer Architecture: Main Memory (Part II) Prof. Onur Mutlu

Review: DRAM Controller: Functions Computer Architecture: Main Memory (Part …ece740/f13/lib/exe/... · 2013-11-22 · Computer Architecture: Main Memory (Part II) Prof. Onur Mutlu

Documents

Scalable Many-Core Memory Systems Topic 3: Memory Interference and QoS-Aware Memory Systems Prof. Onur Mutlu omutlu onur@cmu.edu

Scalable Many-Core Memory Systems Topic 3: Memory Interference and QoS-Aware Memory Systems Prof. Onur Mutlu omutlu [email protected]

Documents

Memory Systems in the Multi-Core Era Lecture 2.2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu onur@cmu.edu

Memory Systems in the Multi-Core Era Lecture 2.2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu [email protected]

Documents

Scalable Many-Core Memory Systems Topic 1: DRAM Basics …users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Topic1-dram-basic… · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings

Scalable Many-Core Memory Systems Topic 1: DRAM Basics …users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Topic1-dram-basic… · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings

Documents

Rethinking Memory System Design (for Data … Memory System Design (for Data-Intensive Computing) Onur Mutlu onur@cmu.edu omutlu/ October 21, 2015 SBAC-PAD 2015 Keynote The Main Memory

Rethinking Memory System Design (for Data … Memory System Design (for Data-Intensive Computing) Onur Mutlu [email protected] omutlu/ October 21, 2015 SBAC-PAD 2015 Keynote The Main Memory

Documents

A Case for Subarray-Level Parallelism (SALP) in DRAM Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu

A Case for Subarray-Level Parallelism (SALP) in DRAM Yoongu Kim, Vivek Seshadri, Donghyuk Lee, Jamie Liu, Onur Mutlu

Documents

Scalable Many-Core Memory Systems Lecture 3, Topic 2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu onur@cmu.edu

Scalable Many-Core Memory Systems Lecture 3, Topic 2: Emerging Technologies and Hybrid Memories Prof. Onur Mutlu omutlu [email protected]

Documents

Memory Scaling: A Systems Architecture Perspective Onur Mutlu onur@cmu.edu August 6, 2013 MemCon 2013

Memory Scaling: A Systems Architecture Perspective Onur Mutlu [email protected] August 6, 2013 MemCon 2013

Documents

Aerial Survey Mapping Drones - cmu.edu

Aerial Survey Mapping Drones - cmu.edu

Documents

Architecting phase change memory as a scalable dram ...ipek/isca09.pdf · Architecting Phase Change Memory as a Scalable DRAM Alternative Benjamin C. Leey Engin Ipeky Onur Mutluz

Architecting phase change memory as a scalable dram ...ipek/isca09.pdf · Architecting Phase Change Memory as a Scalable DRAM Alternative Benjamin C. Leey Engin Ipeky Onur Mutluz

Documents

ASPLOS 2015 Debate Onur Mutlu onur@cmu.edu omutlu/ March 17, 2014 Istanbul

ASPLOS 2015 Debate Onur Mutlu [email protected] omutlu/ March 17, 2014 Istanbul

Documents

Scalable Many-Core Memory Systems Lecture 3, Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu onur@cmu.edu HiPEAC

Scalable Many-Core Memory Systems Lecture 3, Topic 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] HiPEAC

Documents

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and …omutlu/pub/onur-ACACES2013... · 2013-07-01 · State of the Main Memory System ! Recent technology, architecture, and

Scalable Many-Core Memory Systems Topic 1: DRAM Basics and …omutlu/pub/onur-ACACES2013... · 2013-07-01 · State of the Main Memory System ! Recent technology, architecture, and

Documents

Improving DRAM Performance by Parallelizing Refreshes with Accesses Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu

Improving DRAM Performance by Parallelizing Refreshes with Accesses Donghyuk Lee, Zeshan Chishti, Alaa Alameldeen, Chris Wilkerson, Yoongu Kim, Onur Mutlu

Documents

Optimizing DRAM Timing for the Common-Case Donghyuk Lee Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, Onur Mutlu Adaptive-Latency

Optimizing DRAM Timing for the Common-Case Donghyuk Lee Yoongu Kim, Gennady Pekhimenko, Samira Khan, Vivek Seshadri, Kevin Chang, Onur Mutlu Adaptive-Latency

Documents

Onur Mutlu onur@cmu July 4, 2013 INRIA

Onur Mutlu onur@cmu July 4, 2013 INRIA

Documents

ARCHITECTURAL TECHNIQUES TO ENHANCE DRAM …research.ece.cmu.edu/safari/thesis/ykim_defense_slides.pdfCO-DESIGN: CPU & DRAM CPU Memory Management DRAM Controller DRAM Arch & Interface

ARCHITECTURAL TECHNIQUES TO ENHANCE DRAM …research.ece.cmu.edu/safari/thesis/ykim_defense_slides.pdfCO-DESIGN: CPU & DRAM CPU Memory Management DRAM Controller DRAM Arch & Interface

Documents

Scalable Many-Core Memory Systems Lecture 2, Topic 1 ...users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Lecture2...Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM Basics and

Scalable Many-Core Memory Systems Lecture 2, Topic 1 ...users.ece.cmu.edu/~omutlu/pub/onur-ACACES2013-Lecture2...Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM Basics and

Documents

18-740: Computer Architecture Recitation 4: Rethinking ...ece740/f15/lib/exe/fetch.php?media=on… · Vivek Seshadri, Kevin Chang, and Onur Mutlu, "Adaptive-Latency DRAM: Optimizing

18-740: Computer Architecture Recitation 4: Rethinking ...ece740/f15/lib/exe/fetch.php?media=on… · Vivek Seshadri, Kevin Chang, and Onur Mutlu, "Adaptive-Latency DRAM: Optimizing

Documents

Gather-Scatter DRAM: In-DRAM Address ranslationT …people.inf.ethz.ch/omutlu/pub/GSDRAM-gather-scatter-dram...Gather-Scatter DRAM: In-DRAM Address ranslationT to Improve the Spatial

Gather-Scatter DRAM: In-DRAM Address ranslationT …people.inf.ethz.ch/omutlu/pub/GSDRAM-gather-scatter-dram...Gather-Scatter DRAM: In-DRAM Address ranslationT to Improve the Spatial

Documents

Computer Architecture: Main Memory (Part I)ece740/f13/lib/exe/fetch.php?media=onur-740-fall13...Solution 1: Tolerate DRAM Overcome DRAM shortcomings with System-DRAM co-design Novel

Computer Architecture: Main Memory (Part I)ece740/f13/lib/exe/fetch.php?media=onur-740-fall13...Solution 1: Tolerate DRAM Overcome DRAM shortcomings with System-DRAM co-design Novel

Documents

Onur Mutlu - Electrical and Computer Engineering at …users.ece.cmu.edu/~omutlu/doc/onur_cv.pdf · 2017-03-12 · His work on key DRAM challenges (refresh, latency, energy, variability,

Onur Mutlu - Electrical and Computer Engineering at …users.ece.cmu.edu/~omutlu/doc/onur_cv.pdf · 2017-03-12 · His work on key DRAM challenges (refresh, latency, energy, variability,

Documents

Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM ...omutlu/pub/onur-ACACES... · Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana, "Self Optimizing Memory Controllers:

Scalable Many-Core Memory Systems Lecture 2, Topic 1: DRAM ...omutlu/pub/onur-ACACES... · Engin Ipek, Onur Mutlu, José F. Martínez, and Rich Caruana, "Self Optimizing Memory Controllers:

Documents

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

Scalable Many-Core Memory Systems Lecture 1, Topic 1: DRAM ...users.ece.cmu.edu/.../onur-ACACES2013-Lecture1-dram... · Solution 1: Tolerate DRAM ! Overcome DRAM shortcomings with

Documents

Understanding DRAM ArchitectureSlide Source: Onur Mutlu, CMU . 12 DRAM Bank Operation Row Buffer Access Address (Row 0, Column 0) er Row address 0 Empty Columns s Slide Source: Onur

Understanding DRAM ArchitectureSlide Source: Onur Mutlu, CMU . 12 DRAM Bank Operation Row Buffer Access Address (Row 0, Column 0) er Row address 0 Empty Columns s Slide Source: Onur

Documents

CAREER - cmu.edu

CAREER - cmu.edu

Documents

Memory Systems in the Multi-Core Era Lecture 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu onur@cmu.edu Bogazici University

Memory Systems in the Multi-Core Era Lecture 1: DRAM Basics and DRAM Scaling Prof. Onur Mutlu omutlu [email protected] Bogazici University

Documents