35
© Copyright by Syed Ashad Mustufa Younus © Copyright by Syed Ashad Mustufa Younus

© Copyright by Syed Ashad Mustufa Younus

  • Upload
    others

  • View
    7

  • Download
    0

Embed Size (px)

Citation preview

Page 1: © Copyright by Syed Ashad Mustufa Younus

© Copyright by Syed Ashad Mustufa Younus© Copyright by Syed Ashad Mustufa Younus

Page 2: © Copyright by Syed Ashad Mustufa Younus

Microcontroller & ApplicationsWeek 3Week 3

Instructor:

Syed Ashad Mustufa Younus HP: +92 (0) 300 240 8943Email: [email protected]: s s d@ q .ed .p

© Copyright by Syed Ashad Mustufa Younus

Page 3: © Copyright by Syed Ashad Mustufa Younus

CISC Vs RISCCISC Vs RISC

• There are two school of thoughts on Instruction Set

design.

CISC C l i i– CISC – Complex instruction set computers

– RISC – Reduce instruction set computersp

© Copy right by Syed Ashad Mustufa Younus

Page 4: © Copyright by Syed Ashad Mustufa Younus

CISC Vs RISCCISC Vs RISC

© Copy right by Syed Ashad Mustufa Younus

Page 5: © Copyright by Syed Ashad Mustufa Younus

Advantages of CISCAdvantages of CISC

© Copy right by Syed Ashad Mustufa Younus

Page 6: © Copyright by Syed Ashad Mustufa Younus

Shortcomings of CISCShortcomings of CISC

© Copy right by Syed Ashad Mustufa Younus

Page 7: © Copyright by Syed Ashad Mustufa Younus

Why RISCWhy RISC

© Copy right by Syed Ashad Mustufa Younus

Page 8: © Copyright by Syed Ashad Mustufa Younus

Why RISCWhy RISC

© Copy right by Syed Ashad Mustufa Younus

Page 9: © Copyright by Syed Ashad Mustufa Younus

Advantages of RISCAdvantages of RISC

© Copy right by Syed Ashad Mustufa Younus

Page 10: © Copyright by Syed Ashad Mustufa Younus

Conclusion remarksConclusion remarks

© Copy right by Syed Ashad Mustufa Younus

Page 11: © Copyright by Syed Ashad Mustufa Younus

Case StudyMicrochip® PIC16C432Microchip® PIC16C432

© Copy right by Syed Ashad Mustufa Younus

Page 12: © Copyright by Syed Ashad Mustufa Younus

Case StudyCase Study

© Copy right by Syed Ashad Mustufa Younus

Page 13: © Copyright by Syed Ashad Mustufa Younus

Case StudyCase Study

© Copy right by Syed Ashad Mustufa Younus

Page 14: © Copyright by Syed Ashad Mustufa Younus

QuestionsQuestions

© Copy right by Syed Ashad Mustufa Younus

Page 15: © Copyright by Syed Ashad Mustufa Younus

MCS-51 SeriesMCS 51 Series

Part Number Code Memory Data Memory Timers

8031/32 Zero 128/256 2/3

8051/52 4K/8K 128/256 2/3

8751/52 4K/8K 128/256 2/3

8951/52 4K/8K 128/256 2/3

© Copy right by Syed Ashad Mustufa Younus

Page 16: © Copyright by Syed Ashad Mustufa Younus

MCS-51 SeriesMCS 51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 17: © Copyright by Syed Ashad Mustufa Younus

MCS-51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 18: © Copyright by Syed Ashad Mustufa Younus

MCS-51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 19: © Copyright by Syed Ashad Mustufa Younus

MCS-51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 20: © Copyright by Syed Ashad Mustufa Younus

Memory ManagementMemory Management

• Bank 0 to Bank 3 Registers

• Bit Addressable Registers

• General Purpose RegistersGeneral Purpose Registers

• Special Purpose Registers

• Additional 128 bytes RAM

© Copy right by Syed Ashad Mustufa Younus

Page 21: © Copyright by Syed Ashad Mustufa Younus

© Copy right by Syed Ashad Mustufa Younus

Page 22: © Copyright by Syed Ashad Mustufa Younus

© Copy right by Syed Ashad Mustufa Younus

Page 23: © Copyright by Syed Ashad Mustufa Younus

MCS-51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 24: © Copyright by Syed Ashad Mustufa Younus

MCS-51 Series

© Copy right by Syed Ashad Mustufa Younus

Page 25: © Copyright by Syed Ashad Mustufa Younus

Special Purpose RegisterSpecial Purpose Register

© Copy right by Syed Ashad Mustufa Younus

Page 26: © Copyright by Syed Ashad Mustufa Younus

Power Down Mode & Idle ModePower Down Mode & Idle Mode

© Copy right by Syed Ashad Mustufa Younus

Page 27: © Copyright by Syed Ashad Mustufa Younus

Timer 0 Register

© Copy right by Syed Ashad Mustufa Younus

Page 28: © Copyright by Syed Ashad Mustufa Younus

Timer 1 RegisterTimer 1 Register

© Copy right by Syed Ashad Mustufa Younus

Page 29: © Copyright by Syed Ashad Mustufa Younus

Serial Communication Register

© Copy right by Syed Ashad Mustufa Younus

Page 30: © Copyright by Syed Ashad Mustufa Younus

Interrupt Enable RegisterInterrupt Enable Register

© Copy right by Syed Ashad Mustufa Younus

Page 31: © Copyright by Syed Ashad Mustufa Younus

Special Purpose RegisterSpecial Purpose Register

© Copy right by Syed Ashad Mustufa Younus

Page 32: © Copyright by Syed Ashad Mustufa Younus

Priority BitPriority Bit

© Copy right by Syed Ashad Mustufa Younus

Page 33: © Copyright by Syed Ashad Mustufa Younus

Flag BitsFlag Bits

© Copy right by Syed Ashad Mustufa Younus

Page 34: © Copyright by Syed Ashad Mustufa Younus

Flag BitsFlag Bits

© Copy right by Syed Ashad Mustufa Younus

Page 35: © Copyright by Syed Ashad Mustufa Younus

Flag BitsFlag Bits

© Copy right by Syed Ashad Mustufa Younus