View
50
Download
0
Category
Preview:
Citation preview
IEP On PCB Design Methodology June 10,2019
1
more than you expect
Signal Integrity & Power Integrity
A Designer’s Perspective
1
IEP On PCB Design Methodology June 10,2019
2
more than you expect
Objectives of This Program
►Understand Why is Signal Integrity (SI) is important.
►An insight in to SI background.
►SIX Signal Integrity Issues.
►Importance of PCB stack design.
►A look at modeling and differential signaling.
►High-speed signaling – a cursory look.
►Overview of Power Integrity (PI).
June 2019 2S L N Murthy
2
IEP On PCB Design Methodology June 10,2019
3
more than you expect
June 2019 3S L N Murthy
3
IEP On PCB Design Methodology June 10,2019
4
more than you expect
Signal and Power Integrity – Why?► Driven by progress in Semiconductor Technologies.
• Smaller IC geometries results in fast rise times .
• Faster devices and higher device count, more power.
► Device rise times define interconnect behavior
► Interconnects now behave like transmission lines.
► Signals distort due based on interconnect characteristics.
► Signal Integrity focuses on interconnect behavior.
► Power Integrity focuses on power delivery in a PCB.
• Chips are switching currents at higher frequencies.
• Lower Operating voltages – lower tolerance.
June 2019 4S L N Murthy
4
IEP On PCB Design Methodology June 10,2019
5
more than you expect
Interconnects are not Transparent
June 2019 5
Source: SI Academy Class– Dr.Eric Bogatin
S L N Murthy
5
IEP On PCB Design Methodology June 10,2019
6
more than you expect
Interconnect – Electrical Equivalent
6June 2019 S L N Murthy
6
IEP On PCB Design Methodology June 10,2019
7
more than you expect
Interconnects with Parasitics
7
Interconnect in addition to its path also has packages parasitics at driver and receiver ports.
June 2019 S L N Murthy
7
IEP On PCB Design Methodology June 10,2019
8
more than you expect
Digital Signal as Envisaged and as it is !
June 2019 8S L N Murthy
8
IEP On PCB Design Methodology June 10,2019
9
more than you expect
What is Goal of Signal Integrity?
► Controlled Impedance Environment
► Low Reflections
► Minimum Crosstalk
► Low Attenuation
► Low Skew
► Reduced Jitter
June 2019 9S L N Murthy
9
IEP On PCB Design Methodology June 10,2019
10
more than you expect
June 2019 10
Time Domain & Frequency Domain
► Digital signals are square waves - represented as a sum of fundamental
frequencies – Fourier Theorem
S L N Murthy
10
IEP On PCB Design Methodology June 10,2019
11
more than you expect
Harmonics and Bandwidth
► Amplitude of “nth” harmonic is given by: �� =�
���
► More harmonics we add, we get better approximation.
► Higher harmonics would also mean faster rise time.
► Bandwidth defines range of frequencies to be addressed.
June 2019 11S L N Murthy
11
IEP On PCB Design Methodology June 10,2019
12
more than you expect
Harmonics and Rise Time
►Importance for Digital engineers is “Rise time”
►Rise time is faster as more harmonics are added
►Faster rise time signals have higher harmonics.
June 2019 12
Source: Signal Integrity Simplified – Dr.Eric Bogatin
S L N Murthy
12
IEP On PCB Design Methodology June 10,2019
13
more than you expect
Harmonic Content & Signal Fidelity► Points to Note:
• Spectrum of nearly square wave signal has a simple behavior.
• Poorly terminated signal will develop ringing.
• Spectrum will have peaks at the ringing frequency.
• Amplitude of a signal that has ringing could be nearly 10 times that of a signal without ringing.
Source: Signal Integrity Simplified – Dr.Eric Bogatin
June 2019 13S L N Murthy
13
IEP On PCB Design Methodology June 10,2019
14
more than you expect
When a Trace acts as a Tx Line?
►Behaves as “transmission line”, if it’s length � ≅�
��
►Wave length � =���
�∶� is in Mtrs and � �� �� ���
►We need to consider highest frequency of the signal.
► Signal states change – LOW to HIGH and HIGH to LOW.
► This state change happens in a finite time.
► These times are called Rise / Fall times.
► Rise Time is ≈ 7% of Signal Period.
► CMOS technology has Rise time is > fall time.
June 2019 14S L N Murthy
14
IEP On PCB Design Methodology June 10,2019
15
more than you expect
Knee Frequency or Bandwidth ► Empirical Relationship to Rise Time is given by:
�� =�.��
��BW in GHz and �� in nSecs
► The amplitudes of harmonic frequency will fall off faster than what is in an ideal square wave.
► Bandwidth is the frequency at which the amplitude of a higher harmonics drops by 70% (power by 50%) from that of an ideal square wave.
► This is referred to as “Knee frequency”.
June 2019 15S L N Murthy
15
IEP On PCB Design Methodology June 10,2019
16
more than you expect
Digital and µWave Signals Spectrum
June 2019 16S L N Murthy
16
IEP On PCB Design Methodology June 10,2019
17
more than you expect
► Signal propagates from Driver to Receiver.► Signal Velocity depends on the medium.► Time for signal to reach receiver end depends
on:• Propagation velocity of signal• Length of the interconnect
June 2019 17
Signal Propagation Path
S L N Murthy
17
IEP On PCB Design Methodology June 10,2019
18
more than you expect
►Propagation velocity is:
��=��.��
��
►Propagation Delay is:
��= ��
��.��
29.87 cms/nSec is Propagation Velocity of electrons in air
June 2019 18
Signal Propagation Velocity
S L N Murthy
18
IEP On PCB Design Methodology June 10,2019
19
more than you expect
►Flight time is the round trip propagation time..
►For example the flight time for 15cm trace is:• 2x0.827 nSec for outer trace.
• 2x1.063 nSec for inner trace.
June 2019 19
Signal Flight Time
S L N Murthy
19
IEP On PCB Design Methodology June 10,2019
20
more than you expect
Critical Length of Trace► Critical length is defined as the distance travelled by the signal in the time
equivalent to 50% of Rise Time.
► Signal propagation delay in FR4 is:
► Critical Length is: L�=��
����=
������
����.��������= 9.07cms (Outer)
L� =������
����.��������= 7.05cms (Inner)
June 2019 20S L N Murthy
20
IEP On PCB Design Methodology June 10,2019
21
more than you expect
►Bandwidth of a interconnect
depicted alongside is 8GHz.
►This bandwidth:
��=�.�� ���� ⁄ = 0.04375nS.
►Input ��=100pS, then output
is degraded by 43.75pS.
June 2019 21
Impact of Signal Path on ��
S L N Murthy
21
IEP On PCB Design Methodology June 10,2019
22
more than you expect
► LVTTL – 3.3V, Slow, 6mA
► LVTTL – 3.3V, Fast, 6mA
► LVTTL - 3.3V, Fast, 24mA
June 2019 22
Rise time & Drive Strength
S L N Murthy
22
IEP On PCB Design Methodology June 10,2019
23
more than you expect
Key Signal Integrity Issues
1. Signal Reflections
2. Crosstalk between nets
3. Ground Bounce
4. EMI
5. Interconnect Losses
6. PDN – Design Issues
June 2019 23S L N Murthy
23
IEP On PCB Design Methodology June 10,2019
24
more than you expect
Noise Margin of Logic Families
HCTTL = 850 mV
HCTTL = 500 mV
June 2019 24S L N Murthy
24
IEP On PCB Design Methodology June 10,2019
25
more than you expect
► Digital logic switches between two states – HIGH & LOW
► It has high-and low-voltage input thresholds- Vih and Vil
► It has high-and low-voltage output thresholds- Voh and Vol
► It is important to ensure that signal distortions generated, do not violate the Noise Margin limits for the specific logic family used.
June 2019 25
Noise Margin Definition
S L N Murthy
25
IEP On PCB Design Methodology June 10,2019
26
more than you expect
Waveform Transitions & Importance
June 2019 26S L N Murthy
26
IEP On PCB Design Methodology June 10,2019
27
more than you expect
Signal Path – Schematic/Topology
June 2019 27S L N Murthy
27
IEP On PCB Design Methodology June 10,2019
28
more than you expect
June 2019 28
Topology of a NET on PCB
S L N Murthy
28
IEP On PCB Design Methodology June 10,2019
29
more than you expect
►Higher clock speeds►Faster signal edge rates.
• Impedance mismatch• Reflection manifesting as:
Overshoot / UndershootRingingTiming delaysThreshold error
• Crosstalk• EMI Issues
June 2019 29
Signal Integrity Issues Below 1Gbps
S L N Murthy
29
IEP On PCB Design Methodology June 10,2019
30
more than you expect
Signal Integrity Issues Above 1GHz
June 2019 30S L N Murthy
30
IEP On PCB Design Methodology June 10,2019
31
more than you expect
Signal Integrity – Terminology Maze
June 2019 31S L N Murthy
31
IEP On PCB Design Methodology June 10,2019
32
more than you expect
Summarizing► Interconnect behaves as a transmission line.
► Signal topology can have one or multiple paths.
► Signal propagates due to its changing states.
► Signals see instantaneous impedance during propagation.
► Signal has a return path and important as the signal path.
► Signal has a Forward and Return conductive path separated by dielectric.
► Signal path has conductor and dielectric loss.
► Both losses are frequency dependent.
June 2019 32S L N Murthy
32
IEP On PCB Design Methodology June 10,2019
33
more than you expect
June 2019 33S L N Murthy
33
IEP On PCB Design Methodology June 10,2019
34
more than you expect
► The electrical signal travels interconnect line in a finite time.
► The voltage Vi is the initial voltage applied to this line at node A.
► Vs and Zs are Thevenin's equivalent representation of the source.
► When the signal reaches any point “X” along the transmission line, the signal path conductor will be at a potential of Vi volts and ground return conductor at 0 volts.
June 2019 34
Propagation in Transmission Line
Source: AHandbook of Interconnect Theory and Design Practices – By Stephen H Hall et al (2000)
S L N Murthy
34
IEP On PCB Design Methodology June 10,2019
35
more than you expect
Propagation Along Transmission Line
► Distributed capacitance exists between the conductors.
► Current flows only when voltage changes across Capacitor.
► Voltage change happens during rise and fall time.
► “Displacement current” flows through the capacitors.
► Signal wave front progresses in forward direction.
Conductive Path
Return Path
Animation : Mr. Yoshi Tsuji, Teledyne Lecroy, Japan
June 2019 35S L N Murthy
35
IEP On PCB Design Methodology June 10,2019
36
more than you expect
► The electric and magnetic fields will be orthogonal.
► Known as transverse electro-magnetic mode (TEM).
► Transmission lines will propagate in TEM mode.
► Good approximation up to relatively high frequencies.
June 2019 36
TEM Mode in Transmission Line
Source: AHandbook of Interconnect Theory and Design Practices – By Stephen H Hall et al (2000)
S L N Murthy
36
IEP On PCB Design Methodology June 10,2019
37
more than you expect
► Signal sees an instantaneous impedance along its path.
• When signal sees an impedance change, portion of signal is reflected, balance is transmitted.
• In a controlled Impedance design, there is no reflection.
• Reflected signal depends on the magnitude of the impedance change.
► This magnitude is given by Reflection coefficient:
� =�����
�����
June 2019 37
Reflection Coefficient
Source: Signal Integrity AND Power Integrity Simplified – Dr.Eric Bogatin
S L N Murthy
37
IEP On PCB Design Methodology June 10,2019
38
more than you expect
Reflection Coefficient - Derivation��=
����
������=
������
��������=
����
����
����- ���� = ������
����
��-����
��=
������
��
����
��-����
��=
����
��+ ����
��
����
��-����
��=
���� �����
��
���������
����= ����
�����
����
����
����=
�����
�����= �
Source: Signal Integrity AND Power Integrity Simplified – Dr.Eric Bogatin
June 2019 38S L N Murthy
38
IEP On PCB Design Methodology June 10,2019
39
more than you expect
Reflection Coefficients – Load, Source► We can derive reflection coefficients as under:
► At the Load end:
► At the Source End:
► At the load end, we can have ZO as impedance.
► At the load end, we can have an OPEN or SHORT
► Reflection coefficients is: 0, +1 (open) and -1 (short).
��= �����
�����
��= �����
�����
June 2019 39S L N Murthy
39
IEP On PCB Design Methodology June 10,2019
40
more than you expect
Transmission Line – Special Cases
June 2019 40S L N Murthy
40
IEP On PCB Design Methodology June 10,2019
41
more than you expect
Signal Transition Time
Signal
Time in nSecs
90%
10%
Rist Time in nSecs
Vo
lta
ge
Signal Parameters
June 2019 41
Propagation delay/2
Rise Time Tr
Time
Vo
ltag
e
Propagation delay/2
Rise Time Tr
Time
Vo
lta
ge
Single Net – Impact of Reflection
S L N Murthy
41
IEP On PCB Design Methodology June 10,2019
42
more than you expect
Impedance Changes – PCB Level► Zo changes at discontinuity
► Common discontinuities are:
• A line-width change
• A layer change
• A gap in return-path plane
• A connector
• A branch, tee, or stub
• The end of a net
► Common discontinuity is at the end of a
trace.
• Usually either a high-impedance open or a
low impedance at the output driver.
June 2019 42S L N Murthy
42
IEP On PCB Design Methodology June 10,2019
43
more than you expect
► Return current changes reference planes, inter-plane capacitance is not enough to be
effective.► Hence flows through nearest decoupling capacitor.► This obviously increases the loop area. May aid EMI aspect.
► Add a decoupling capacitor adjacent to the signal via to aid current flow. Adds 5-10nH inductance
June 2019 43
Signal Current Return Paths
S L N Murthy
43
IEP On PCB Design Methodology June 10,2019
44
more than you expect
► If both planes are at same potential, GND or PWR, then:• Return path for SIGNAL 1 and SIGNAL 2 is Ground Plane.
► If planes are at different potential - GND and PWR, then:• Return path for SIGNAL 1 is Ground Plane.• Return path for SIGNAL 2 is Power Plane.• Return path from Ground Plane to Power plane is through inter-plane capacitance.
June 2019 44
Return Path – Layer Transitions
Source: Signal Integrity AND Power Integrity Simplified – Dr.Eric Bogatin
S L N Murthy
44
IEP On PCB Design Methodology June 10,2019
45
more than you expect
When Termination is Required?► In a digital system: �� < ��< ��
• ��=Driver Source Impedance,
• ��=Interconnect Impedance,
• ��= Receiver Input impedance
► Reflections results in ringing and stair-stepping. • False triggering in clock lines, Erroneous bits on data, address, and control lines;
Increased Jitter and enhanced EM radiations.
► As rule of thumb, no termination required if transmission Line length propagation time is < 0.2xTr
June 2019 45S L N Murthy
45
IEP On PCB Design Methodology June 10,2019
46
more than you expect
Termination Schema - Common
June 2019 46
Series Termination
Thevinin Termination
Parallel Termination
AC Termination
S L N Murthy
46
IEP On PCB Design Methodology June 10,2019
47
more than you expect
June 2019 47S L N Murthy
47
IEP On PCB Design Methodology June 10,2019
48
more than you expect
Multi layer PCB Build► PCB core material is a thin dielectric with
copper clad foils bonded to both sides.
► Core’s dielectric is a cured fiberglass weave
material with epoxy resin as insulator.
► Prepreg is an uncured fiberglass-epoxy
resin weave that acts as the insulation
between core layers and is the gluing agent
for cores.
► Multilayer PCB are built with multiple core
and prepreg layers, combined with a top
and bottom copper foil and hot -pressed
together to build the PCB.
June 2019 48S L N Murthy
48
IEP On PCB Design Methodology June 10,2019
49
more than you expect
PCB Material
►Resin and Reinforcement make up base material.
►Copper foil bonded to base material is laminate.
►Copper clad laminates thus has three parts:
• Resin - natural or synthetic resinous material
• Reinforcement –provides mechanical stability to the
laminate. This can be paper, matte glass, woven glass.
• Copper foil – The conductive element
June 2019 49S L N Murthy
49
IEP On PCB Design Methodology June 10,2019
50
more than you expect
Building a Multilayer PCB Stack?►Standard thickness of rigid base material are:
• 0.75mm (0.030”), 1.50mm (0.060”), 2.40mm (0.090”)
• 0.05mm (0.002”) – Minimum thickness
► Multilayer PCB, is built using laminates and prepreg material.► Different thickness of laminates and prepregs are available.► Combinations of laminates and prepregs is used to build.► Choosing the right combination of laminate and prepreg thickness to
build a multilayer PCB is governed by manufacturer guidelines. Impedance requirements, end user cost drivers.
June 2019 50S L N Murthy
50
IEP On PCB Design Methodology June 10,2019
51
more than you expect
Standard Laminate / Prepreg Thickness
Laminate Thickness
1x106 50μ (2 mil)
1x1080 75μ (3 mil)
1x2116 100μ (4 mil)
1x1501 150μ (6 mil)
1x7628 200μ (8 mil)
2x1504 250μ (10 mil)
2x1501 300μ (12 mil)
2x7628 360μ (15 mil)
3x7628 510μ (20 mil)
4x7628 760μ (30 mil)
Prepreg Thickness
106 50μ (2 mil)
1060 63μ (2.7 mil)
1080 75μ (3 mil)
2116 100μ (4 mil)
2125 105μ (4 mil)
1501 150μ (6 mil)
7628 200μ (8 mil)
June 2019 51S L N Murthy
51
IEP On PCB Design Methodology June 10,2019
52
more than you expect
Copper Foils Used in PCB Laminates► Copper used in rigid PCB’s is Electrodeposited.
► Copper used in flex PCB’s is rolled copper.
June 2019 52S L N Murthy
52
IEP On PCB Design Methodology June 10,2019
53
more than you expect
How Do You Choose a Material?► IPC 4101C has nearly 55 different material details
► What are the steps to select the right material?• Determine the final application of the product
• Understand the operating conditions
• What is the cost impact?
• Ensure availability with your manufacturer
• Ensure that it is RoHS Compliant - Tg
• For Gbps Designs look at Dielectric Loss - Tanδ
June 2019 53S L N Murthy
53
IEP On PCB Design Methodology June 10,2019
54
more than you expect
ISOLA Material Map
June 2019 54S L N Murthy
54
IEP On PCB Design Methodology June 10,2019
55
more than you expect
Generic Material Selection Flow
June 2019 55S L N Murthy
55
IEP On PCB Design Methodology June 10,2019
56
more than you expect
Comparison of Some ISOLA Materials
June 2019 56S L N Murthy
56
IEP On PCB Design Methodology June 10,2019
57
more than you expect
8 Layer PCB Build – 1.6± 10% mm Thick
June 2019 57S L N Murthy
57
IEP On PCB Design Methodology June 10,2019
58
more than you expect
June 2019 58S L N Murthy
58
IEP On PCB Design Methodology June 10,2019
59
more than you expect
Crosstalk►Crosstalk is defined as the “noise” introduced in a quiet net by an
active net.
►Crosstalk happens between the signal and return paths of the
“active net” and the signal and return paths of the “quiet net”.
►Normally crosstalk margins acceptable as a rule of thumb is 5%
of the signal voltage swing.
►“Active net” is termed “Aggressor” and the “Quiet net” as
“Victim”.
June 2019 59S L N Murthy
59
IEP On PCB Design Methodology June 10,2019
60
more than you expect
Crosstalk – Coupled Noise
June 2019 60S L N Murthy
60
IEP On PCB Design Methodology June 10,2019
61
more than you expect
► Signal propagation is TEM.
► Fringe fields, couples to neighboring signal lines.
► Cross talk Amplitude depends on position of “Victim” trace from the “Aggressor” trace.
► Increased separation between signals reduces crosstalk, while decreasing increases
cross talk.
June 2019 61
Phenomena of Crosstalk
S L N Murthy
61
IEP On PCB Design Methodology June 10,2019
62
more than you expect
► Signal in active line induces a voltage in the quiet line.
► Induced voltage is dependent on of active line signal.
► Induced voltage sees same impedance on forward and backward directions.
► The induced voltage is distributed equally.
June 2019 62
Inductively Coupled Crosstalk
��
��
S L N Murthy
62
IEP On PCB Design Methodology June 10,2019
63
more than you expect
► The near and far end victim line currents sum to produce the near and the far end crosstalk noise
June 2019 63
Crosstalk Induced Noise
LmCmfarLmCmnear IIIIII
Coupled Currents
S L N Murthy
63
IEP On PCB Design Methodology June 10,2019
64
more than you expect
► Near-end noise (NEXT) rises up to a constant value and is valid for a time equal to 2.Td of the
coupling length.
► Far-end noise (FEXT) until one time of flight after the signal starts it has a time period equal to
rise time of signal.
► Ratio of coupled noise voltage to signal voltage is called NEXT and FEXT coefficient.
June 2019 64
Near-end and Far-end Crosstalk
Injected Signal = 200mV with 50pS rise time
Source: Signal Integrity AND Power Integrity Simplified – Dr.Eric Bogatin
S L N Murthy
64
IEP On PCB Design Methodology June 10,2019
65
more than you expect
►Near End Crosstalk is always positive.• Current from Lm and Cm always add and flow into the node.
►For PCB’s Far End Crosstalk is usually negative.• Current due to Lm is > current due to Cm
June 2019 65
Crosstalk – Induced Noise
Voltage Profile of Coupled Noise
S L N Murthy
65
IEP On PCB Design Methodology June 10,2019
66
more than you expect
NEXT /FEXT – Influencing Parameters
June 2019 66S L N Murthy
66
IEP On PCB Design Methodology June 10,2019
67
more than you expect
Controlling Crosstalk►Near-end
• Increase the spacing between Traces.• Use strip line construction.• Use guard traces to reduce cross talk.
►Far-end• Increase the spacing.• Use strip line construction.• Decrease the coupled length.• Increase dielectric thickness above the trace, this increase near-end
noise and decrease Z0.
June 2019 67S L N Murthy
67
IEP On PCB Design Methodology June 10,2019
68
more than you expect
What is Ground Bounce►This is a transient voltage
generated between two
different points on same
ground path.
►Appears on all signals using
same Ground.
►This is categorized as a form
of “crosstalk”
June 2019 68S L N Murthy
68
IEP On PCB Design Methodology June 10,2019
69
more than you expect
►When Q2 turns “On” and Q1 turns “Off”, then it provides the path for the current from output to ground. This is when the signal switches from “High” to “Low” .
►A current spike now flows from output through Q2 flows to ground. This current is dependent on the number of loads connected at the out put.
►This current then flows through the lead inductance resulting in the voltage at “Ref B” being elevated from the GND level.
June 2019 69
Ground Bounce - Basics
S L N Murthy
69
IEP On PCB Design Methodology June 10,2019
70
more than you expect
►When Q2 turns “Off” and Q1 turns “On”, then it provides the path for the current from Vcc to output. This cuts off the current flowing through Q2 to ground.
►The negative current spike generates a voltage at “Ref B”, which propagates to the output. This will be in addition to the voltage drop due to the lead inductance at “Ref A”.
►These changes in the voltage level is called “Ground Bounce or SSN or SSO Noise”
June 2019 70
Ground Bounce - Basics
S L N Murthy
70
IEP On PCB Design Methodology June 10,2019
71
more than you expect
► Inductor is between external system ground and internal device ground
► Induced voltage rises internal ground level.
► This voltage rise can result in device inputs and outputs to behave differently .
► This is due to reference difference between internal device ground, and external system ground.
June 2019 71
Impact of Ground Bounce
S L N Murthy
71
IEP On PCB Design Methodology June 10,2019
72
more than you expect
Minimizing Ground Bounce► Avoid many signals sharing the same GND pin.
• E.g.. Connectors – use more GND return pins.
► Examine if slower rise devices can be used.
► Reduce the inductance in the return path.• Use wider signal return paths.
• Route multiple signal paths near return path. Induces opposing magnetic fields to GND loops.
► Avoid “via’s” puncturing planes near routed bus signals.
► Use of low ESL decoupling capacitors for such IC’s.
June 2019 72S L N Murthy
72
IEP On PCB Design Methodology June 10,2019
73
more than you expect
June 2019 73S L N Murthy
73
IEP On PCB Design Methodology June 10,2019
74
more than you expect
Definition of EMI & EMC► Electromagnetic Interference (EMI)
• Electromagnetic emissions from a device or system that interfere with the normal operation of another device or system.
• Also referred as Radio Frequency Interference (RFI).
► Electromagnetic Compatibility (EMC) • The ability of equipment or system to function satisfactorily in its
Electromagnetic Environment (EME) without introducing intolerable electromagnetic disturbance to anything in that environment.
June 2019 74S L N Murthy
74
IEP On PCB Design Methodology June 10,2019
75
more than you expect
► For an EMC problem to exist:• System/Device that generates interference.
• System/Device that is susceptible to the interference.
• Coupling path.
June 2019 75
EMC – Basic Requirements
S L N Murthy
75
IEP On PCB Design Methodology June 10,2019
76
more than you expect
Schematic of EMC Paradigm
June 2019 76S L N Murthy
76
IEP On PCB Design Methodology June 10,2019
77
more than you expect
EMC Standards - FCC► Federal Communication Commission – FCC
June 2019 77S L N Murthy
77
IEP On PCB Design Methodology June 10,2019
78
more than you expect
FCC and CISPR Limits
June 2019 78S L N Murthy
78
IEP On PCB Design Methodology June 10,2019
79
more than you expect
Far and Near fields► In far fields all become plane waves.
► Far field is when distance from point source d >�
��
Impedance of planeCharacteristic Impedance of Air
June 2019 79S L N Murthy
79
IEP On PCB Design Methodology June 10,2019
80
more than you expect
► All electrical signal are electromagnetic
waves
► Conductors are wave guides
► The “return” path is commonly ignored.
► Collectively, they act as antenna – loop
► EMI generated at a specific frequency
also makes unit susceptible at same
frequency
June 2019 80
Signals paths and EMI
S L N Murthy
80
IEP On PCB Design Methodology June 10,2019
81
more than you expect
Typical EMI Scenario
June 2019 81S L N Murthy
81
IEP On PCB Design Methodology June 10,2019
82
more than you expect
EMI Coupling Mechanisms► Radiated:
• The source radiates a signal which may be wanted or unwanted, and the victim receives it in a way that disrupts its performance.
► Conducted :• Conducted emissions through conduction path along which the signals can travel.
• This could be power cables or other interconnection cabling.
► The filtering techniques required will vary according to the type of EMI coupling experienced.
June 2019 82S L N Murthy
82
IEP On PCB Design Methodology June 10,2019
83
more than you expect
PCB Layout and EMC► Layout is 3 Dimensional
• Component placement (X & Y)
• Signal and Power Routing (X & Y)
• PWB Stack Up (Z)
► Dedicate layer(s) to ground• Forms reference planes for signals
• EMI Control (high speed, fast slew rate, critical analog/RF)
• Simpler impedance control
► Dedicate layer(s) to Supply Voltages• In addition to dedicated ground layers
• Low ESL/ESR power distribution
June 2019 83S L N Murthy
83
IEP On PCB Design Methodology June 10,2019
84
more than you expect
Solid Ground Planes and EMI
June 2019 84S L N Murthy
84
IEP On PCB Design Methodology June 10,2019
85
more than you expect
Split Ground Planes and EMI
If the ground plane is not continuous underneath the signal trace, crosstalk, reflections and EMI increase because of the impedance mismatch and larger current return loop area.
June 2019 85S L N Murthy
85
IEP On PCB Design Methodology June 10,2019
86
more than you expect
June 2019 86
Differential Signaling and EMI
S L N Murthy
86
IEP On PCB Design Methodology June 10,2019
87
more than you expect
EMI Reduction – 20h Rule► RF Currents fringing between the Power and the Ground planes at the
board edge result in RF emissions.
► Reducing the size of the Power plane with respect to the Ground plane will reduce the emissions.
► Increases intrinsic self resonant frequency of the PCB.
► Ground Plane should extend the Power plane by 20h
• “h” is the distance between the Power and Ground planes.
► 20h rule reduces the fringing fields by 70%
► 100h rule reduces the fringing fields by 98%
June 2019 87S L N Murthy
87
IEP On PCB Design Methodology June 10,2019
88
more than you expect
Some Examples of EMI in PCB
Minimizing EMI Caused by Radially Propagating Waves inside High Speed Digital Logic PCBs – By Franz Gisin et al - Mikrotalasna revija (2001)
June 2019 88S L N Murthy
88
IEP On PCB Design Methodology June 10,2019
89
more than you expect
Some Examples of EMI in PCB
June 2019 89
Minimizing EMI Caused by Radially Propagating Waves inside High Speed Digital Logic PCBs – By Franz Gisin et al - Mikrotalasna revija (2001)
S L N Murthy
89
IEP On PCB Design Methodology June 10,2019
90
more than you expect
Some Examples of EMI in PCB
June 2019 90
Minimizing EMI Caused by Radially Propagating Waves inside High Speed Digital Logic PCBs – By Franz Gisin et al - Mikrotalasna revija (2001)
S L N Murthy
90
IEP On PCB Design Methodology June 10,2019
91
more than you expect
June 2019 91S L N Murthy
91
IEP On PCB Design Methodology June 10,2019
92
more than you expect
General Signaling Principles►Signals propagate due to changing voltage levels.
►Every signal shall have return path – mandatory.
►Every signal behaves based on instantaneous impedance that it
sees.
►Change in electric field is responsible for current in the return
path – displacement current .
►Current in Tx line has two directions – direction of propagation
and direction of circulation.
June 2019 92S L N Murthy
92
IEP On PCB Design Methodology June 10,2019
93
more than you expect
► Here driver & receiver share same GND reference.
► Crosstalk noise can impact signal quality.
► Power/ground bounce can impact signal quality:— Package pin inductance for power/ground— Connector pin inductance for power/ground— Gaps in power/ground planes
June 2019 93
Single ended Signaling
S L N Murthy
93
IEP On PCB Design Methodology June 10,2019
94
more than you expect
► Differential signal is a set of paired signals with opposite polarity.
► Some current will still go through the common GND due to mismatches in the differential signals. This is referred to as common mode current.
June 2019 94
Differential Signaling
S L N Murthy
94
IEP On PCB Design Methodology June 10,2019
95
more than you expect
Differential Pair / Differential Signaling► Differential pair is pair of coupled transmission lines.
► Differential signaling :• Uses two output drivers.
• Drives complementary bits.
• Drives coupled transmission lines – differential pair.
► Key drivers of differential signaling:• Tightly coupled lines, reduces crosstalk.
• Reduced EMI due to noise cancellation if balanced.
• Drives impedance controlled differential pairs.
June 2019 95S L N Murthy
95
IEP On PCB Design Methodology June 10,2019
96
more than you expect
Differential Pair – How it is configured?
► Two transmission lines make up a differential pair.
► Key features which optimizes performance are:• Uniform cross section to ensure constant impedance
• Maintain symmetry – line width, dielectric spacing and geometry – no imperfections
• Matched time delay between the two lines
• Maintain same length to minimize skew
• Coupling between the pair – not mandatory, but tight coupling ensures good noise and SSN immunity
June 2019 96S L N Murthy
96
IEP On PCB Design Methodology June 10,2019
97
more than you expect
Differential Signaling
June 2019 97
Source: Signal Integrity AND Power Integrity Simplified – Dr.Eric Bogatin
S L N Murthy
97
IEP On PCB Design Methodology June 10,2019
98
more than you expect
Tight Coupling & Loose Coupling
Generated using Si9000 – Polar Instruments
June 2019 98S L N Murthy
98
IEP On PCB Design Methodology June 10,2019
99
more than you expect
Differential Signaling
►Key advantages:
• Higher noise margin at receiver. Higher data rate
• Can be operated at lower voltage and less power
• Less SSN noise impact at Transmitter end
• Less sensitivity to return path discontinuities
• Hence more adaptive to Gbps signaling
June 2019 99S L N Murthy
99
IEP On PCB Design Methodology June 10,2019
100
more than you expect
Length matching in Differential Signals
► Equal return current on both signal
paths is important, say +i1, and –i2
► If i1 and i2 are similar, but i1 ≠ i2 in magnitude,
then return currents is (i1 –i2) 0, and this
returns through ground
► When path lengths are different, then the
signals are no longer equal and opposite
during their transition phase at the receiver
June 2019 100S L N Murthy
100
IEP On PCB Design Methodology June 10,2019
101
more than you expect
June 2019 101S L N Murthy
101
IEP On PCB Design Methodology June 10,2019
102
more than you expect
IBIS – What it is?► IBIS stands for
• Input / Output Buffer Information Specification
► Behavioural model for Signal Integrity issues
► EIA’s IBIS Open Forum has ownership of the IBIS
► IBIS has the advantages over SPICE of file size
► Does not reveal any intellectual property
► IBIS format is ASCII text
► Supports multiple simulator platforms
June 2019 102S L N Murthy
102
IEP On PCB Design Methodology June 10,2019
103
more than you expect
IBIS Model - History► Ver. 1.0 Released in April 1993
► Ver 2.1 Released in December 1995 – ANSI/EIA 656
• Basic SPICE IO behavior as tabular form.
► Ver 3.2 Released in September 1999
► Ver 4.2 Released in June 2006
• Enables encrypted SPICE, VHDL-AMS, Verilog-AMS
► Ver 5. 0 Released in August 2008• Algorithmic Model (AMI) support added.
► Ver 6.1 Released in September 2015• Modified AMI modeling support to include Jitter analysis, power pin modeling,
PAM4 support (>28Gbps data rates)
June 2019 103S L N Murthy
103
IEP On PCB Design Methodology June 10,2019
104
more than you expect
Evolution of IBIS – Key Words► Version 2.1
• [Define Package Model] (.ibs, .pkg)
• [End Package Model] (.ibs, .pkg), [End] (.pkg)
► Version 3.1• [Model Selector], [Submodel]
• [Begin Board Description] (.ebd)
• [End Board Description] (.ebd), [End] (.ebd)
► Version 4.2• [External Circuit], [End External Circuit]
► Version 5.1• [Test Load] defined under [Model], [Test Data] defined under [Model]
Evolution of IBIS Model 6.1, Bob Ross
June 2019 104S L N Murthy
104
IEP On PCB Design Methodology June 10,2019
105
more than you expect
Evolution of IBIS – Pin Out & Package► Version 2.1
• [Pin Mapping], [Diff Pin]
► Version 3.1• [Series Pin Mapping]
► Version 4.2• [Alternate Package Models], [End Alternate Package Models]• [Node Declaration], [End Node Declaration]• [Circuit Call]. [End Circuit Call]
► Version 5.1• [Begin EMI Component], [End EMI Component]
► Version 6.1• [Repeater pin]
Evolution of IBIS Model 6.1, Bob Ross
June 2019 105S L N Murthy
105
IEP On PCB Design Methodology June 10,2019
106
more than you expect
IBIS Modeling - AMI► This is available from IBIS Ver 5.0 released in
• AMI stands for Algorithmic Model Interface
• IBIS-AMI is a standard for defining algorithm code to model the nonlinearbehaviour of the transmitter and receiver of multi-gigabit SERDES channels.
• AMI models define device parameters such as pre-emphasis and equalizationthat standard IBIS buffer models cannot
June 2019 106S L N Murthy
106
IEP On PCB Design Methodology June 10,2019
107
more than you expect
IBIS Modeling - AMI► What does IBIS-AMI models has?
• Analog models for the transmitter and receiver Analog models helps to characterize the channel and generate an impulse response which
is a fundamental input for the algorithmic models.
• A parameter file (.ami) for the algorithmic models Parameter file is needed to vary the settings of the algorithmic model
• Compiled Algorithmic models (the DLL library for Windows, or SO library for Linux/Unix) This is not complete model and only part of it
June 2019 107S L N Murthy
107
IEP On PCB Design Methodology June 10,2019
108
more than you expect
S - Parameters► S-Parameters used as the behavioural model of a network, translated into
terms of reflection and loss.
► For passive interconnect structures, like transmission lines and via's, as the frequency increases dependency on loss.
► Standard methods of analysing and modelling these types of structures no longer hold true when considering a wide range of frequency dependent phenomena.
June 2019 108S L N Murthy
108
IEP On PCB Design Methodology June 10,2019
109
more than you expect
S-Parameter - Representation► Focus here will be on a simple 2-port network:► Linear equations can be used to describe the network in terms of injected
and transmitted power waves.
June 2019 109S L N Murthy
109
IEP On PCB Design Methodology June 10,2019
110
more than you expect
June 2019 110
S-Parameter - Representation
S11=��
��S21=
��
��
S22=��
��S12=
��
��
S L N Murthy
110
IEP On PCB Design Methodology June 10,2019
111
more than you expect
June 2019 111S L N Murthy
111
IEP On PCB Design Methodology June 10,2019
112
more than you expect
Signaling Technology Beyond 1GHz
June 2019 112S L N Murthy
112
IEP On PCB Design Methodology June 10,2019
113
more than you expect
Two Distinct Architectures► Parallel Data Transfer ► Serial Data transfer
C2
CO
RE
C1
CO
RE
C2
CO
RE
C1
CO
RE
Synchronously clocked (primarily single-ended)
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O I/O
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O I/O
Asynchronously clocked (primarily differential-pair)
~ 10 MHz 0.5 GHz Multi-GHz
June 2019 113S L N Murthy
113
IEP On PCB Design Methodology June 10,2019
114
more than you expect
Multi-Gigabit Design Challenges
C2
CO
RE
C1
CO
RE
C2
CO
RE
C1
CO
RE
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O I/O
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O
C1 C2
+
-tx rx
+
-
CO
RE
CO
RE
I/O I/O
Architecture
� Delay, Timing
� Crosstalk
� Overshoot
� Jitter, Loss
� Eye masks/% eye opening
� Bit Error Rate
Requirements
U3 out
U7 in
C1
C2 tSU
tPD
tint
U3 out
U7 in
C1
C2 tSU
tPD
tint
Analysis
June 2019 114S L N Murthy
114
IEP On PCB Design Methodology June 10,2019
115
more than you expect
Serial Data Transfer► Embedded Clock Solution
• No Separate Clock
• Eliminates Clock Skew
• Greater Distance, Speed
• Receiver Recovers Clock From Data Transitions
• Clock & Data Recovery (CDR) Function
• Typically PLL-Based
• Encoding and/or Packet Formatting
• Can “Bond” Multiple Links For Greater Speed
June 2019 115S L N Murthy
115
IEP On PCB Design Methodology June 10,2019
116
more than you expect
Serial Data Transfer TechnologiesTechnology Data Rate Comments
Serial ATA 1.0 1.25 Gbps CPU Bus interface to HDD
Hypertransport 1.6 Gbps Interconnection of host processors
AGP8x 2.1 Gbps For attaching video card to motherboard
PCI Express I 2.5 Gbps Serial computer expansion bus standard
Serial ATA 2.0 2.5 Gbps CPU Bus interface to HDD
XAUI 3.125 Gbaud 10 Gigabit Media Independent Interface) between MAC and PHY layer of 10GbE
PCI Express II 5.0 Gbps Serial computer expansion bus standard
Serial ATA 3.0 6.0 Gbps Serial computer expansion bus standard
PCI Express III 8.0 Gbps Serial computer expansion bus standard
OC - 192 9.953 Gbps Optical Carrier signals over SONET
10 GbE 10.0 Gbps 10 Gigabit Ethernet
OC-768 39.81 Gbps Optical Carrier signals over SONET
June 2019 116S L N Murthy
116
IEP On PCB Design Methodology June 10,2019
117
more than you expect
EYE Generation in Serial Data Trasfer
June 2019 117S L N Murthy
117
IEP On PCB Design Methodology June 10,2019
118
more than you expect
What an EYE diagram Means?
deterministic jitter
June 2019 118S L N Murthy
118
IEP On PCB Design Methodology June 10,2019
119
more than you expect
Key Properties of a Transmission Line► The key properties that determines how well a transmission structure
functions, regardless of the physical appearance or configuration of itsconductors are:• Characteristic impedance,
• Propagation Delay
• Crosstalk
• High-frequency loss,
June 2019 119S L N Murthy
119
IEP On PCB Design Methodology June 10,2019
120
more than you expect
PCB Loss – Trace = 6mil, Tanδ= 0.02
June 2019 120S L N Murthy
120
IEP On PCB Design Methodology June 10,2019
121
more than you expect
PCB Loss – Trace = 6mil, Tanδ= 0.003
June 2019 121S L N Murthy
121
IEP On PCB Design Methodology June 10,2019
122
more than you expect
June 2019 122S L N Murthy
122
IEP On PCB Design Methodology June 10,2019
123
more than you expect
Why think of Power Integrity?► Ensure that low-noise DC voltage and power is supplied to the active
devices on the PCB.
► Power Delivery Networks – Generally planes in multi-layer PCB’s act as low-noise return path for the signals. Optimising this is the goal of PDN.
► Minimize the signal return path discontinuities to mitigate electromagnetic interference (EMI).
June 2019 123S L N Murthy
123
IEP On PCB Design Methodology June 10,2019
124
more than you expect
Power Delivery Network - Background► Power Deliver during the 80’s used to be single pin for Power and Ground
– Eg. 74xx series • Decap Put a cap across the IC to provide local current
► Then we had devices with two voltages 3.3V and 5V• Each one gets its own plane
► Current day embedded system designs have: • BGA Devices with hundreds of ground and power pins
• Multiple technologies – minimum 5 voltage rails Planes chopped up into separate islands
• Operating frequencies are higher than earlier
June 2019 124S L N Murthy
124
IEP On PCB Design Methodology June 10,2019
125
more than you expect
What is Power Delivery Network (PDN)?
► PDN is the path from Power Input Point (Connector or VRM) all the way to the power pins of
Active devices (IC’s)► PDN Includes PCBs and packages, Planes, Routed traces, and Decoupling capacitors► PDN shall ensure that the voltage levels at the power points of all active devices is above the
minimum value.► PDN also provides low-noise reference path for signals
June 2019 125S L N Murthy
125
IEP On PCB Design Methodology June 10,2019
126
more than you expect
Why this interest in PDN Analysis?
June 2019 126S L N Murthy
126
IEP On PCB Design Methodology June 10,2019
127
more than you expect
Power Delivery Points for an IC
► Main power is farthest from a device. • Path inductance impacting at higher frequencies.
► Decoupling Capacitors:• Bulk Capacitors.
• High-frequency decoupling capacitors.
• Buried (inter-plane) capacitance of t-planes.
Main Power Supply to the
System
Board Voltage Regulator
Module
Decoupling Capacitors Near
to Devices
t- Planes in the PCB
June 2019 127S L N Murthy
127
IEP On PCB Design Methodology June 10,2019
128
more than you expect
Ideal Power Delivery Network
June 2019 128S L N Murthy
128
IEP On PCB Design Methodology June 10,2019
129
more than you expect
PDN – DC Failure
June 2019 129S L N Murthy
129
IEP On PCB Design Methodology June 10,2019
130
more than you expect
PDN Failure - Low DC Rail + AC Noise
June 2019 130S L N Murthy
130
IEP On PCB Design Methodology June 10,2019
131
more than you expect
PDN Failure - Clean DC Rail + AC Noise
June 2019 131S L N Murthy
131
IEP On PCB Design Methodology June 10,2019
132
more than you expect
Power Delivery Network – Eq. Cct.
June 2019 132S L N Murthy
132
IEP On PCB Design Methodology June 10,2019
133
more than you expect
Power Delivery Network – Eq. Cct.
June 2019 133S L N Murthy
133
IEP On PCB Design Methodology June 10,2019
134
more than you expect
Power Delivery Network – Eq. Cct.
June 2019 134S L N Murthy
134
IEP On PCB Design Methodology June 10,2019
135
more than you expect
Power Delivery Network – Eq. Cct.
June 2019 135S L N Murthy
135
IEP On PCB Design Methodology June 10,2019
136
more than you expect
Real PWB Scenario
June 2019 136S L N Murthy
136
IEP On PCB Design Methodology June 10,2019
137
more than you expect
Objective of Power Integrity► DC Analysis
• Review the plane geometry to examine the voltage drop and excess current density area’s.
• Evaluate the current capacity of Via’s in power net.
► AC Analysis• Study frequency dependant impedance behaviour.
• Study decoupling capacitor placement, mounting, quantity, type on performance.
• Study noise propagation from power pins and via’s.
June 2019 137S L N Murthy
137
IEP On PCB Design Methodology June 10,2019
138
more than you expect
► Impact of Anti-pads in increasing Inductance.
► Identify Current flow constraints and address.
► Define Solutions to address this:• Minimise anti-pad webs.
• Use of Blind/HDI Via for Ground layer to minimise Power Plane inductance.
June 2019 138
DC Analysis – What does it Review?
S L N Murthy
138
IEP On PCB Design Methodology June 10,2019
139
more than you expect
PDN Impedance - Goal
Ref: Mentorgraphics U2U 2010
ZTarget=VRail×
%Ripple100
IMax Transient
June 2019 139S L N Murthy
139
IEP On PCB Design Methodology June 10,2019
140
more than you expect
PDN Targets - Frequency Domain
June 2019 140
Ref: Ansoft – Fundamentals of SI,PI and EMI
S L N Murthy
140
IEP On PCB Design Methodology June 10,2019
141
more than you expect
Addressing PDN Design► TWO key contributors in the PDN
• Package parasitics.
• PCB Build and Decoupling Strategy.
► Key Design Parameters to Address• PCB Stack Design.
• PCB Material Selection.
• Decoupling Capacitor choice and quantity.
• Proper review of PDN and Design.
June 2019 141S L N Murthy
141
IEP On PCB Design Methodology June 10,2019
142
more than you expect
Objectives of Power Integrity Analysis► Minimize DC Drop and AC Noise
► Maximize power delivery at all frequencies
► Challenges to address:• FPGA, ASIC, Microprocessor, DSP etc., operate at lower voltage and higher
current
• Power issues cause signal integrity problems
• Choice of Capacitors and their placement
• Plane geometries and their disposition in PCB build
June 2019 142S L N Murthy
142
IEP On PCB Design Methodology June 10,2019
143
more than you expect
Design Example - Voltage Levels
MentorGraphics Design Kit Example
June 2019 143S L N Murthy
143
IEP On PCB Design Methodology June 10,2019
144
more than you expect
Design Example – Current Density
June 2019 144
MentorGraphics Design Kit Example
S L N Murthy
144
IEP On PCB Design Methodology June 10,2019
145
more than you expect
Design Example – Numeric Results
June 2019 145
MentorGraphics Design Kit Example
S L N Murthy
145
IEP On PCB Design Methodology June 10,2019
146
more than you expect
Design Example – Location Map
June 2019 146
MentorGraphics Design Kit Example
S L N Murthy
146
IEP On PCB Design Methodology June 10,2019
147
more than you expect
Design Example - 1.5V Plane
June 2019 147
MentorGraphics Design Kit Example
S L N Murthy
147
IEP On PCB Design Methodology June 10,2019
148
more than you expect
References
1. Signal Integrity & Power Integrity Simplified - 2nd Edition Dr.Eric Bogatin
2. Noise Reduction Techniques in Electronic Systems Dr.Henry Ott
3. High-Speed Digital Design – Advanced Black Magic Dr. Johnson H.W et al.
4. Digital Techniques for High speed design Dr. Tom Granberg
5. Printed Circuit Board Design Techniques for EMC compliance Mark Montrose
6. Signal Integrity & Radiated Emission of High Speed Digital Systems Spartaco Caniggia et al
7. A Handbook of Interconnect Theory & Design Practices Stephen Hall et al
8. Advanced Signal Integrity For High-speed Digital Designs Stephen Hall, et al
9. PCB Design for Real-World EMI Control Bruce R Archambeault
10.Electromagnetic Compatibility Engineering Dr.Henry W Ott
11.Base Materials for High Speed, High Frequency PC Boards Lee Ritchey 2002
June 2019 148S L N Murthy
148
IEP On PCB Design Methodology June 10,2019
149
more than you expect
June 2019 149S L N Murthy
149
Recommended