Computer Generation of IP Cores · 2012-07-06 · © Markus Püschel, 2011 © Markus Püschel...

Peter Milder (ECE, Carnegie Mellon)

James Hoe (ECE, Carnegie Mellon)

Markus Püschel (CS, ETH Zürich)

Computer Generation of IP Cores

addfxp #(16, 1) add15282(.a(a69), .b(a70), .clk(clk), .q(t45)); addfxp #(16, 1) add15297(.a(a71), .b(a72), .clk(clk), .q(t46)); subfxp #(16, 1) sub15311(.a(a69), .b(a70), .clk(clk), .q(t47)); subfxp #(16, 1) sub15325(.a(a71), .b(a72), .clk(clk), .q(t48));

TexPoint fonts used in EMF.AW|¹µ

Read the TexPoint manual before you delete this box.: AAAAAAAAAAA

Software Hardware (FPGA, ASIC)

Libraries IP Cores

C/C++/Fortran Verilog/VHDL

Compilation Synthesis

Performance Area/Performance

Libraries IP Cores

Example: Discrete Fourier transform (DFT), size 64

6.12 Gigasamples/second

performance

Libraries IP Cores

Example: Discrete Fourier transform (DFT), size 64

performance

best Pareto-optimal designs 6.12 Gigasamples/second

Problem: For a given function, how to efficiently obtain the Pareto-optimal designs?

Solution: IP core generator to enumerate design space

DSL to represent algorithms

Rewriting on DSL for architectural decisions

Compiler: DSL to RTL Verilog

Current IP Core Generators (www.spiral.net) DFT, other transforms, sorting

DFT and FFT: Example n = 4

Fast Fourier transform (FFT):

Description with matrix algebra (SPL)

FFT data flow graph

Algorithms

Each one describes a data flow graph and thus could be directly mapped to hardware. But how to obtain a design space?

Design Space: Example 8 Point FFT

All 8 inputs in parallel

Parallelism allows folding

Two inputs in parallel, streamed over four cycles

Repeated stages allow folding

Vertical and horizontal folding: Tradeoff between area cost and performance

How to do formally and systematically?

Parallelism: structurally parallel

streaming: partial reuse

mn inputs in one cycle

streaming: full reuse

n inputs per cycle A n

m cycles

Im=ksr(IkAn)kn inputs per cycle

m/k cycles

streaming width w

iterative: partial reuse

iterative: full reuse

cascade

Repeated stages:

A n A n

m blocks

1 block reused m times

A n A n

k blocks reused m/k times

depth d

Previous Example

All 8 inputs in parallel

Parallelism allows for streaming reuse (sr)

Vertical Folding By Rewriting

Repeated stages allow for iterative reuse (ir)

Vertical & Horizontal Folding By Rewriting

How to build streaming permutations?

l Parallel permutation Example: 8 points

Just wires

2 words per cycle 4 cycles

Streaming permutation Example: 8 points, 2 points per cycle

PP|{z}

stream(2)

2 words per cycle 4 cycles

Streaming permutation Example: 8 points, 2 points per cycle

Data stream must be buffered (using multiple banks of RAMs)

Need to route data carefully to prevent port conflicts

[J. of the ACM 2009; DATE 2009]

P|{z}stream(2)

IP Core Generator (Sketch)

Problem specification

Hardware directives

Algorithm Generation

Algorithm Rewriting

RTL Generation

Synthesizable Verilog

[TODAES 2012; DAC 2008]

FPGA: Area vs. Throughput

Pareto optimal

FPGA: Area vs. Throughput

Similar results for • other DFT sizes incl. non-two-power • real DFT • 2D DFT • DCT

Verilog

Not shown:

• ASIC results, power/perf tradeoff

• IP Generator for sorters

• Finding Pareto points without exhaustive design space enumeration

www.spiral.net

Computer Generation of IP Cores · 2012-07-06 · © Markus Püschel, 2011 © Markus Püschel...

Documents

Carnegie Mellon High Performance Linear Transform Program Generation for the Cell BE Vas Chellappa Franz Franchetti Markus Püschel High Performance Linear

O USO DAS CORES NOS AMBIENTES-TENDÊNCIAS CORES

As Cores - Seminário sobre Cores e Seus Significados

Signals Adapted from slides of Gregory Kesden and Markus Püschel of Carnegie Mellon Univ

LL CORES L1 CORES L3L4L5 CORES L2 - AMS of UBC€¦ · student union building 6138 sub blvd. basement const/date scale sept.05,2007 ... ll cores l1 cores l3l4l5 cores s s s 15 s l2

How to Write Fast Code - Carnegie Mellon UniversityCarnegie Mellon. How to Write Fast Code. 18-645, spring 2008 1. st. Lecture, Jan. 14. th. Instructor: Markus Püschel. TAs: Srinivas

SEMANADAS4 CORES CORES. O TEOREMA DAS QUATRO CORES

Anne Bracy CS 3410 Computer Science Cornell University · CS 3410. Computer Science. Cornell University Note: these slides derive from those by Markus Püschel at CMU. 2 Recommended

DESIGN EDITORIAL AULA 03 · composição com cores: psicologia das cores e as teorias sobre uso e combinação de cores. Psicologia das Cores

Sorter Comparison - HSC Cores: Home – HSC Cores Website

18.09.2012 Einleitung / Introduction Begrüssung / Salutations (Markus) Idee / Idée (Markus) Gründung / Constitution (Markus), Vorstellung des Vorstandes

MagAmp cores MagAmp Cores

Markus Bernstein

Markus persson

Cores, cores, everywhere

iddesigner.files.wordpress.com triângulo equilátero no círculo das cores: Triádica com cores primárias — máximo contraste com 3 cores. Triádica com cores secundárias —

Automatic Generation of Customized Discrete Fourier Transform IPs Grace Nordin, Peter A. Milder, James C. Hoe, Markus Püschel Carnegie Mellon University

How to Write Fast Code · Carnegie Mellon How to Write Fast Code 18-645, spring 2008 6 thLecture, Feb. 4 Instructor: Markus Püschel TAs: Srinivas Chellappa (Vas) and Frédéric de

Arbeiten mit Javascript Eine einführende Vortragsübung Referentin: Christin Püschel 29. Juni 2005

beton markus