Binary Adder Architectures for Cell-Based VLSI and their Synthesis
/ 110