Verilog-HDL Tutorial (9)

  • View
    55

  • Download
    3

Embed Size (px)

Text of Verilog-HDL Tutorial (9)

  1. 1. 1 Verilog-HDL DE0(9) (4) 31, July, 2013
  2. 2. DE0_Default DE0 2 3Hz 4 25 Hz 4
  3. 3. 3
  4. 4. LEDG 4 000 001 010 101 100 011 Reset LEDG