Verilog-HDL Tutorial (2)

Embed Size (px)

Text of Verilog-HDL Tutorial (2)

  • 1

    Verilog-HDL DE0(2) 2AND

    12, June, 2013

  • 2

    File-> NewProjectWizard

  • 3

    Introduction

  • 4

    "C:verilogand_2"

    "and_2" .

    . = . Quartus II . ()

  • 5

    Verilog-HDL

    Next

  • 6

    FPGA

    DE0

    Device Family"Cylone III"

    "EP3C16F484C6"

  • 7

    EDA

    Simulation"ModelSim-Altera""Verilog-HDL"

  • 8

  • 9

    Quartus II

    Verilog-HDL

  • 10

    Verilog-HDL

    Verilog-HDL File

  • 11

    2AND 2AND

    (: : )

    "and_2"

  • 12

    Task

    "Full Compilation was succesful" OK

  • 13

    (Pin Planner)

  • 14

    Pin

    "Node Name" Verilog-HDL

    1. "Location"

    2. (PIN_**)

  • 15

  • 16

    "x""y"

    DE0 23

    "z"

  • 17

    I/O ,

    "Full Compilation was succesful" OK

  • 18

    FPGAPC 1. AC

    2. USB PCFPGA

    3.

  • 19

    USB Blaster ()

    Windows7

    Windows XP

    (USB-Blaster)

    30

  • 20

    (Windows7)

  • 21

    USB Blaster

    USB-Blaster

  • 22

  • 23

  • 24

  • 25

    usb-blaster () OS32 64 , quartusdrivers

    Quartus II 10.1 SP1

  • 26

  • 27

  • 28

  • 29

  • 30

    Programmer ()

  • 31

    USB-Blaster, JTAG, Program

    Start

    Progress "100%(Successful)"

  • AND

    32

    (SW0,SW1) , LEDG0