ECE448 Lecture15 External SRAM

  • View
    111

  • Download
    2

Embed Size (px)

Text of ECE448 Lecture15 External SRAM

Lecture 15

External SRAM

ECE 448 FPGA and ASIC Design with VHDL

Required reading P. Chu, FPGA Prototyping by VHDL Examples

Chapter 10, External SRAM

ECE 448 FPGA and ASIC Design with VHDL

2

Block diagram of a typical SRAM

ECE 448 FPGA and ASIC Design with VHDL

3

SRAM Functional Table

ECE 448 FPGA and ASIC Design with VHDL

4

SRAM Simplified Functional Table

ECE 448 FPGA and ASIC Design with VHDL

5

Timing diagram of an address-controlled read cycle

ECE 448 FPGA and ASIC Design with VHDL

6

Timing diagram of an output_enable-controlled read cycle

ECE 448 FPGA and ASIC Design with VHDL

7

SRAM Timing Parameters (in ns)

ECE 448 FPGA and ASIC Design with VHDL

8

Timing diagram of write cycle

ECE 448 FPGA and ASIC Design with VHDL

9

SRAM Timing Parameters (in ns)

ECE 448 FPGA and ASIC Design with VHDL

10

Role of a memory controller

ECE 448 FPGA and ASIC Design with VHDL

11

Block diagram of a memory controller

ECE 448 FPGA and ASIC Design with VHDL

12

ASM chart of a safe SRAM controller

ECE 448 FPGA and ASIC Design with VHDL

13

ASM chart of a testing circuit

ECE 448 FPGA and ASIC Design with VHDL

14

ASM chart of an alternative SRAM controller: design I

ECE 448 FPGA and ASIC Design with VHDL

15

ASM chart of an alternative SRAM controller: design II

ECE 448 FPGA and ASIC Design with VHDL

16

ASM chart of an alternative SRAM controller: design III

ECE 448 FPGA and ASIC Design with VHDL

17

Generating a half cycle with DDR

ECE 448 FPGA and ASIC Design with VHDL

18