• Home

  • Documents

  • DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions...
9

Click here to load reader

DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

Embed Size (px)

Citation preview

Page 1: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

DIO432FMC Product Specification

High Performance Simultaneous Data Acquisition

Rev 2 Page 1 of 9 Date: 14 January 2015

Page 2: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

Table of Contents1 Product Description........................................................................................3

1.1 Product Variants......................................................................................31.2 Applications.............................................................................................31.3 Overview..................................................................................................31.4 Glossary..................................................................................................4

2 Physical...........................................................................................................42.1 DIO432FMC Dimensions........................................................................42.2 DIO432PMOD Dimensions.....................................................................52.3 Appearance.............................................................................................5

3 Interface Specification....................................................................................63.1 Front Panel Connectors..........................................................................63.2 Channel Pinout........................................................................................7

4 DIO432FMC Electrical Specification..............................................................84.1 I/O Buffers................................................................................................8

5 DIO432FMC Specification..............................................................................9

Rev 2 Page 2 of 9 Date: 14 January 2015

Page 3: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

1 Product Description1. DIO432FMC is a 32 channel simultaneous digital input/output module.

2. Standard configuration: 32 channels, 700kSPS/channel.

3. Byte-wide direction control.

4. Complies with VITA57 FMC standard, LPC version.

5. Single-ended I/O on VHDCI connector.

6. Immediate (asynchronous) or Clocked (synchronous) update modes.

7. Optional open-collector outputs capable of switching up to 50V.

8. Compliant with D-TACQ ELF sites.

1.1 Product Variants

• DIO432FMC : 32 channels, 700kSPS/channel, FMC compliant

• DIO432PMOD : 32 channels, 700kSPS/channel, PMOD connector

1.2 Applications

• High speed control and diagnostics.

1.3 Overview

The FMC module standard adds user IO to carrier modules fitted with FPGA resource. D-TACQ recommends modules based on the Xilinx ZYNQ system on chip, combining FPGA resource with a dual-core ARM Cortex A9 and gigabit Ethernet. Compatible modules include

• D-TACQ ACQ1001 : D-TACQ single slot FMC carrier, Z7020

• D-TACQ ACQ2006 : D-TACQ 6 slot FMC carrier, Z7020

• D-TACQ ACQ2106 : D-TACQ 6 slot FMC carrier, Z7030

D-TACQ supplies a complete working Intelligent Digitizer appliance including programmable logic and microprocessor system running Linux.

Rev 2 Page 3 of 9 Date: 14 January 2015

Page 4: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

1.4 Glossary

• FMC: VITA57 FPGA Mezzanine Card.

• Xilinx ZYNQ Soc

• FPGA : Field Programmable Gate Array.

• LPC : FMC Low pin count wiring standard.

• ULPC: FMC Ultra low pin count (D-TACQ).

• ULPC+ D-TACQ Ultra low pin count with LVDS

• Extended, ELF : FMC Extended size module (D-TACQ).

2 Physical

2.1 DIO432FMC Dimensions

Rev 2 Page 4 of 9 Date: 14 January 2015

69

mm

76.5mm

http://www.vita.com/fmc.html
http://www.xilinx.com/products/silicon-devices/soc/zynq-7000/index.htm
Page 5: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

2.2 DIO432PMOD Dimensions

2.3 Appearance

Rev 2 Page 5 of 9 Date: 14 January 2015

69m

m

91.5mm

Page 6: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

3 Interface Specification.

3.1 Front Panel Connectors

• 68-way VHDCI connector (MOLEX 71430-0019).

• Pinout compatible with D-TACQ BNCPANEL-S1, SMAPANEL-S1, LEMOPANEL-S1, PTBPANEL-S1.

• Compatible DIN-RAIL module TERM04 available, providing screw terminals for easy connectivity.

Rev 2 Page 6 of 9 Date: 14 January 2015

Page 7: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

3.2 Channel Pinout

Pin No. Signal Pin No.

Signal

1 0V Default/V-Clamp Option* 35 0V Default/V-Clamp Option*2 0V 36 0V3 Digital I/O Channel 1 37 0V4 Digital I/O Channel 2 38 0V5 Digital I/O Channel 3 39 0V6 Digital I/O Channel 4 40 0V7 Digital I/O Channel 5 41 0V8 Digital I/O Channel 6 42 0V9 Digital I/O Channel 7 43 0V10 Digital I/O Channel 8 44 0V11 Digital I/O Channel 9 45 0V12 Digital I/O Channel 10 46 0V13 Digital I/O Channel 11 47 0V14 Digital I/O Channel 12 48 0V15 Digital I/O Channel 13 49 0V16 Digital I/O Channel 14 50 0V17 Digital I/O Channel 15 51 0V18 Digital I/O Channel 16 52 0V19 Digital I/O Channel 17 53 0V20 Digital I/O Channel 18 54 0V21 Digital I/O Channel 19 55 0V22 Digital I/O Channel 20 56 0V23 Digital I/O Channel 21 57 0V24 Digital I/O Channel 22 58 0V25 Digital I/O Channel 23 59 0V26 Digital I/O Channel 24 60 0V27 Digital I/O Channel 25 61 0V28 Digital I/O Channel 26 62 0V29 Digital I/O Channel 27 63 0V30 Digital I/O Channel 28 64 0V31 Digital I/O Channel 29 65 0V32 Digital I/O Channel 30 66 0V33 Digital I/O Channel 31 67 0V34 Digital I/O Channel 32 68 0V

* External voltage clamp option available for open-collector variant protection for driving inductive loads. Can also be internally set to 5V or 12V.

Please contact D-TACQ for details.

Rev 2 Page 7 of 9 Date: 14 January 2015

Page 8: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

4 DIO432FMC Electrical Specification

# Parameter Value

1 Number of Channels 32

2 Sample Rate Up to 700kSPS per channel simultaneous

3 I/O Voltage Range 0-5V

4 Input Voltage High > 3.5V

5 Input Voltage Low < 1.5V

6 Input Voltage Withstand -0.5 to 6.5V

7 Output Current High -32mA, -100mA max per byte

8 Output Current Low 32mA, 100mA max per byte

9 Output Current Low* 500mA, 2.5A max per byte

10 Output Voltage High > 3.8V

11 Output Voltage Low < 0.55V

12 Output Voltage High* 50V

* Open-collector variant only.

4.1 I/O Buffers

More information on I/O characteristics can be found in the buffer datasheets:

• Push-Pull: Texas Instruments SN74LVC8T245

• Open-collector: Texas Instruments ULN2803A

Rev 2 Page 8 of 9 Date: 14 January 2015

Page 9: DIO432FMC Product Specification - D-TACQ … · DIO432FMC Product Specification D-TACQ Solutions Ltd 1.4 Glossary • FMC: VITA57 FPGA Mezzanine Card. • Xilinx ZYNQ Soc • FPGA:

DIO432FMC Product Specification D-TACQ Solutions Ltd

5 DIO432FMC Specification# Parameter Value

1 Form Factor Standard FMC

2 Power source External DC 12V, 200mAExternal DC 3.3V, 100 mA

3 Environmental 0ºC-50ºC Operational-10ºC-85ºC Non-Operational

4 FMC Socket Standard FMC, Low Pin Count LPC

Rev 2 Page 9 of 9 Date: 14 January 2015


FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer

FPGA computing @ SISSApeople.sissa.it/~inno/pubs/FPGA-computing.pdf · 2016-12-06 · FPGA Computing project ... FPGA (acronym of Field Programmable Gate Array ) is a misnomer

Documents
FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

FPGA Module How-To - documentation.help · LabVIEW FPGA Module installed. Communicating with FPGA VIs (FPGA Interface) This book provides functions and procedures that enable host

Documents
ACQ435ELF Product Specification - D-TACQ Solutions Ltd ... · ACQ435ELF Product Specification D-TACQ Solutions Ltd 1 Product Description 1. ACQ435ELF is a 32 channel, 24 bit simultaneous

ACQ435ELF Product Specification - D-TACQ Solutions Ltd ... · ACQ435ELF Product Specification D-TACQ Solutions Ltd 1 Product Description 1. ACQ435ELF is a 32 channel, 24 bit simultaneous

Documents
FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

FPGA Overview Die Photos: Virtex FPGA vs. Pentium IV

Documents
D-TACQ 2G User Guide

D-TACQ 2G User Guide

Documents
ESS | FPGA for Dummies | 2015-12-08 | Maurizio Donna FPGA for Dummies Basic FPGA architecture

ESS | FPGA for Dummies | 2015-12-08 | Maurizio Donna FPGA for Dummies Basic FPGA architecture

Documents
AMC FPGA Carrier for Dual FMC with Virtex-7 – … · AMC FPGA Carrier for Dual FMC with Virtex-7 ... The AMC525 has Dual FMC sitesper VITA57 allowing the versatility of various

AMC FPGA Carrier for Dual FMC with Virtex-7 – … · AMC FPGA Carrier for Dual FMC with Virtex-7 ... The AMC525 has Dual FMC sitesper VITA57 allowing the versatility of various

Documents
EDGE HARDWARE FAMILY ig t a l Main DAC out Dual … · The VITA57 standard FPGA Mezzanine Card (FMC) [8] is used for the daughtercards. Many of the selected compo-nents, such as the

EDGE HARDWARE FAMILY ig t a l Main DAC out Dual … · The VITA57 standard FPGA Mezzanine Card (FMC) [8] is used for the daughtercards. Many of the selected compo-nents, such as the

Documents
D-TACQ 2G User Guide D-TACQ Solutions Ltd D-TACQ 2G User Guide

D-TACQ 2G User Guide D-TACQ Solutions Ltd D-TACQ 2G User Guide

Documents
2016-2017 Licence Sciences et Techniques Tronc Commun ... · EL ARABI HOUDA LST-BHSA BABOUR SALMA LST-BHSA ... MERZOUKI OUSSAMA LST-TACQ DAOUDI JAWAD LST-TACQ AD: Acquis par Dérogation

2016-2017 Licence Sciences et Techniques Tronc Commun ... · EL ARABI HOUDA LST-BHSA BABOUR SALMA LST-BHSA ... MERZOUKI OUSSAMA LST-TACQ DAOUDI JAWAD LST-TACQ AD: Acquis par Dérogation

Documents
VERSATILE FPGA PLATFORM Easy-access to FPGA technology

VERSATILE FPGA PLATFORM Easy-access to FPGA technology

Documents
DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

DS0128 Datasheet IGLOO2 FPGA and SmartFusion2 SoC FPGA

Documents
StarVX · StarVX presents an optimal application-ready solution for radar ... ant with VITA57 standard. Qualified configuration include sFPDP multi channel interface

StarVX · StarVX presents an optimal application-ready solution for radar ... ant with VITA57 standard. Qualified configuration include sFPDP multi channel interface

Documents
D-TACQ 4G User Guide · D-TACQ 4G User Guide D-TACQ Solutions Ltd 2 Quickstart Guide This is very much dependent on the combination of modules that is delivered. The Easy Way –

D-TACQ 4G User Guide · D-TACQ 4G User Guide D-TACQ Solutions Ltd 2 Quickstart Guide This is very much dependent on the combination of modules that is delivered. The Easy Way –

Documents
Введение в LabVIEW FPGA - nstu.runitec.nstu.ru/.../LabVIEW_FPGA_Webcast_6.14_rus.pdf · LabVIEW LabVIEW FPGA Процессор реального FPGA времени 1 23

Введение в LabVIEW FPGA - nstu.runitec.nstu.ru/.../LabVIEW_FPGA_Webcast_6.14_rus.pdf · LabVIEW LabVIEW FPGA Процессор реального FPGA времени 1 23

Documents
FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

FPGA Prototyping: HDL migration and FPGA Debug · FPGA Prototyping: HDL migration and FPGA Debug The main difficulty in FPGA prototyping is the short development cycle for complete

Documents
FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

FPGA Prototyping: HDL migration and FPGA Debug · PDF fileFPGA Prototyping: HDL migration and FPGA Debug ... is fast becoming the preferred methodology for ASIC verification. ... FPGA

Documents
Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Altera FPGA FIFO master Programming Guide - FTDI Altera FPGA … · GuideAN_377 Altera FPGA FIFO master Programming ... Document Title: AN_377 Altera FPGA FIFO master Programming

Documents
Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Xilinx CPLDs and FPGAs Module F2-1. CPLDs and FPGAs XC9500 CPLD XC4000 FPGA Spartan FPGA Spartan II FPGA Virtex FPGA

Documents
Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

Introducing the Spartan 3E FPGA and VHDLcdn.sparkfun.com/datasheets/Dev/FPGA/IntroToSpartanFPGABook.pdf · Introducing the Spartan 3E FPGA and VHDL i Introducing the Spartan 3E FPGA

Documents
How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

How FPGAs Have Evolved to Address Compute Acceleration and ... · FPGA Evolution: From FPGA to SoC to ACAP >> 5 First FPGA Introduced First Virtex FPGA Virtex-2 Pro First 3D FPGA

Documents
From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

From FPGA design to FPGA programming · 2008-11-07 · • Move from FPGA design to FPGA programming – using FPGAs “the software way” • Exploit inherent concurrency of FPGA

Documents
HTG-S510 User Manual · Functionality of the HTG-S510 platforms are extended by one Vita57 compliant FMC (FPGA Mezzanine Connector)

HTG-S510 User Manual · Functionality of the HTG-S510 platforms are extended by one Vita57 compliant FMC (FPGA Mezzanine Connector)

Documents
High-Performance Custom Computing System with Stratix10 …icl.utk.edu/jlesc9/files/STA2.2/jlesc9_sano.pdf · 2019-04-18 · FPGA #1 FPGA #2 FPGA‐gateway server #1 FPGA Cluster

High-Performance Custom Computing System with Stratix10 …icl.utk.edu/jlesc9/files/STA2.2/jlesc9_sano.pdf · 2019-04-18 · FPGA #1 FPGA #2 FPGA‐gateway server #1 FPGA Cluster

Documents
FMC-QSFP+ - FPGA & Data Acquisition Systems … · FMC-QSFP+ DESCRIPTION FMC-QSFP+ provides two QSFP+ ports on a standard FMC module ... (VITA57 subset) Physicals Form Factor FMC

FMC-QSFP+ - FPGA & Data Acquisition Systems … · FMC-QSFP+ DESCRIPTION FMC-QSFP+ provides two QSFP+ ports on a standard FMC module ... (VITA57 subset) Physicals Form Factor FMC

Documents
FPGA Two Day Advanced FPGA Workshop Instructors

FPGA Two Day Advanced FPGA Workshop Instructors

Documents
FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

FPGA based system design Programmable logic. FPGA Introduction FPGA Architecture Advantages & History of FPGA FPGA-Based System Design Goals

Documents
FPGA ハードウェアソーティング アルゴリズムのFPGA実装...ハードウェアソーティング アルゴリズムのFPGA実装 広島大学 松本直之 FPGAとは

FPGA ハードウェアソーティング アルゴリズムのFPGA実装...ハードウェアソーティング アルゴリズムのFPGA実装 広島大学 松本直之 FPGAとは

Documents
k9zS Mr lei? p2. KB KB. 7HQ`B/ . kkS:l TaCq j3 Q883aCN

k9zS Mr lei? p2. KB KB. 7HQ`B/ . kkS:l TaCq j3 Q883aCN

Documents
FPGA Pinout - how to define pins for FPGA

FPGA Pinout - how to define pins for FPGA

Technology