24
5 5 4 4 3 3 2 2 1 1 D D C C B B A A 13 ~ 17 TOP 01 ~ 03 04 ~ 04 20 ~ 20 PAGE 05 ~ 06 12 ~ 12 SCHEMATIC TERASIC CYCLONE II EP2C35 DAUGHTER BOARD 18 ~ 19 CONTENT COVER PAGE , TOP AUDIO WM8731 DISPLAY LCD , LED , 7SEGMENT EP2C35 EP2C35 BANK1..BANK8 , POWER , CONFIG 07 ~ 11 ETHERNET DM9000A INPUT CLOCK , PS2 , RS232 , KEY , SWITCH , CONNECT MEMORY SRAM , DRAM , FLASH , SD CARD POWER POWER USB BLASTER USB BLASTER 21 ~ 21 22 ~ 22 23 ~ 24 USB DEVICE USB DEVICE VIDEO ADV7181 , ADV7123 <Doc> 1.1 ALTERA DE2 B 1 24 Wednesday, November 16, 2005 Title Size Document Number Rev Date: Sheet of

DE2 Schematic

Embed Size (px)

Citation preview

Page 1: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

13 ~ 17

TOP 01 ~ 0304 ~ 04

20 ~ 20

PAGE

05 ~ 06

12 ~ 12

SCHEMATIC

TERASIC CYCLONE II EP2C35 DAUGHTER BOARD

18 ~ 19

CONTENTCOVER PAGE , TOP

AUDIO WM8731DISPLAY LCD , LED , 7SEGMENTEP2C35 EP2C35 BANK1..BANK8 , POWER , CONFIG 07 ~ 11ETHERNET DM9000AINPUT CLOCK , PS2 , RS232 , KEY , SWITCH , CONNECTMEMORY SRAM , DRAM , FLASH , SD CARDPOWER POWERUSB BLASTER USB BLASTER 21 ~ 21

22 ~ 2223 ~ 24

USB DEVICE USB DEVICEVIDEO ADV7181 , ADV7123

<Doc> 1.1

ALTERA DE2

B

1 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

Page 2: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

SW0

SW1

SW2

SW3

SW4

SW5

SW6

SW7

SW8

SW9

SW10

SW11

SW12

SW13

SW14

SW15

SW16

SW17

USBBLASTER

ISP1362

USBDEVICE

USBHOST

FT245

LCD MODULE

LINEIN

LINEOUT

MICIN

WM8731

TVDECODER

VGAOUTPUT

RJ45 PS2KEYBORAD

RS232DC9V

SD CARD

ADV7181 ADV7123 DM9000A

M3128

EPCS16

EP2C35

FLASHSRAMSDRAM

CON_B

CON_A

LED0

LED1

LED2

LED3

LED4

LED5

LED6

LED7

LED8

LED9

LED10

LED11

LED12

LED13

LED14

LED15

LED16

LED17

KEY0

KEY1

KEY2

KEY3

HEX0

HEX1

HEX2

HEX3

HEX4

HEX5

HEX6

HEX7

LED19

LED20

LED21

LED22

LED23

LED24

LED25

LED26

LED18

BATIN

IrDA

EXT CLK

PLACEMENT 1.1

ALTERA DE2

B

2 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

Page 3: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

TOP LEVEL 1.1

ALTERA DE2

B

3 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

EP2S35 PAGE 7-11

NCONFIGTDITMS

TDO

CONF_DONENSTATUSTCK

NCEASDO

DCLKNCSO

DATA0LED[5..26]

SW[10..17]GPIO_B[0..71]

FLASH_A[0..21]

FLASH_D[0..7]SD_DAT

SD_CLKSD_CMD

HEX6_D[0..6]HEX4_D[0..6]HEX7_D[0..6]HEX5_D[0..6]

KEY[0..3]SW[6..9]

SRAM_CE

SRAM_WE

SRAM_A[0..17]

SRAM_D[0..15]

SRAM_OE

FLASH_CEFLASH_OE

FLASH_RESETFLASH_WEVGA_B[0..9]

VGA_CLOCKVGA_R[0..9]VGA_G[0..9]

VGA_BLANKVGA_SYNC

TD_D[0..7]ENET_D[0..15]

VGA_VSVGA_HS

TD_RESET

TD_HSTD_VS27MHZ

ENET_RESET25MHZ

ENET_CMD

ENET_INT

LINK_D2 ENET_IORENET_IOW

ENET_CS

SD_DAT3

LINK_D3AUD_XCK

AUD_BCLKAUD_DACDAT

AUD_DACLRCKAUD_ADCLRCK

AUD_ADCDAT

I2C_SCLK

I2C_SDATUART_RXD

UART_TXDPS2_CLK

PS2_DATSW[3..5]

LCD_D[0..7]LCD_WRLCD_ENLCD_RS

LCD_BLONLCD_ON

OTG_DREQ1OTG_DREQ0

OTG_DACK1OTG_DACK0

OTG_RESET

OTG_INT1OTG_INT0

HEX3_D[0..6]HEX2_D[0..6]HEX1_D[0..6]HEX0_D[0..6]

OTG_CSOTG_OEOTG_WEOTG_A0OTG_A1

OTG_D[0..15]SW[0..2]

LED[0..4]

DRAM_UDQMDRAM_LDQM

DRAM_D[0..15]

DRAM_BA1DRAM_CS

DRAM_BA0DRAM_RASDRAM_CKEDRAM_CAS

DRAM_CLKDRAM_WE

DRAM_A[0..11]

50MHZEXT_CLOCK

SRAM_UBSRAM_LB

IRDA_TXD

IRDA_RXD

OTG_LSPEEDOTG_FSPEED

LINK_D0LINK_D1 USB DEVICE PAGE 22

OTG_WEOTG_OEOTG_RESETOTG_DACK0

OTG_DACK1

OTG_INT1OTG_INT0

OTG_DREQ1OTG_DREQ0

OTG_CSOTG_A1OTG_A0OTG_D[0..15]

OTG_LSPEEDOTG_FSPEED12MHZ

USB BLASTER PAGE 21

DATA0 NCSODCLK

ASDOTDO

TMSTDI

NCONFIGTCK

CONF_DONENCE

NSTATUS

LINK_D3

LINK_D0LINK_D1LINK_D2

12MHZ

AUDIO PAGE 4

AUD_BCLKAUD_DACDATAUD_ADCLRCKAUD_DACLRCK

AUD_ADCDAT

I2C_SDATI2C_SCLKAUD_XCK

VIDEO PAGE 23-24

VGA_BLANKVGA_R[0..9]

VGA_G[0..9]VGA_B[0..9]VGA_SYNCVGA_CLOCK

VGA_HSVGA_VS

TD_D[0..7]TD_HS27MHZTD_VS

TD_RESETI2C_SDATI2C_SCLK

INPUT IN/OUT

GPIO_B[0..71]PS2_CLKPS2_DAT

SW[0..17]

UART_TXD

UART_RXDKEY[0..3]

50MHZEXT_CLOCKIRDA_TXD

IRDA_RXD

MEMORY PAGE 18-19

FLASH_RESETFLASH_WEFLASH_A[0..21]FLASH_CEFLASH_OE

FLASH_D[0..7]

DRAM_A[0..11]DRAM_LDQMDRAM_UDQMDRAM_CLKDRAM_CKEDRAM_BA0DRAM_BA1DRAM_D[0..15]DRAM_WEDRAM_CASDRAM_RASDRAM_CSSRAM_A[0..17]SRAM_D[0..15]SRAM_WESRAM_CESRAM_OE

SD_DATSD_CMDSD_CLK

SRAM_UBSRAM_LB

SD_DAT3

PWR PAGE 20

DISPLAY PAGE 5-6

HEX0_D[0..6]HEX1_D[0..6]HEX2_D[0..6]HEX3_D[0..6]HEX4_D[0..6]HEX5_D[0..6]HEX6_D[0..6]HEX7_D[0..6]LCD_BLONLCD_ONLCD_WRLCD_D[0..7]LCD_ENLCD_RSLED[0..26]

ETHERNET PAGE 12

ENET_RESET25MHZENET_CMDENET_IORENET_IOWENET_CS

ENET_INT

ENET_D[0..15]

AUD_BCLKAUD_DACDATAUD_ADCLRCKAUD_DACLRCKI2C_SDATI2C_SCLKAUD_XCK

AUD_ADCDAT

TD_D[0..7]TD_HS27MHZTD_VS

TD_RESETI2C_SDATI2C_SCLK

VGA_BLANK

VGA_SYNCVGA_CLOCKVGA_HSVGA_VS

VGA_R[0..9]VGA_G[0..9]VGA_B[0..9]

OTG_INT1OTG_INT0OTG_DREQ1OTG_DREQ0

OTG_WEOTG_OEOTG_RESETOTG_DACK0OTG_DACK1OTG_CSOTG_A1OTG_A0OTG_D[0..15]

DATA0TDO

NSTATUS

NCSO

NCECONF_DONETCKNCONFIGTDITMSASDODCLK

ENET_D[0..15]

25MHZENET_RESET

ENET_CMD

ENET_CS

ENET_INT

ENET_IORENET_IOW

HEX0_D[0..6]HEX1_D[0..6]HEX2_D[0..6]HEX3_D[0..6]HEX4_D[0..6]HEX5_D[0..6]HEX6_D[0..6]HEX7_D[0..6]

LCD_D[0..7]

LED[0..26]

LCD_BLONLCD_ONLCD_WR

LCD_ENLCD_RS

GPIO_B[0..71] SW[0..17]

KEY[0..3]UART_RXD

50MHZEXT_CLOCK

PS2_DATPS2_CLK

UART_TXD

FLASH_D[0..7]

FLASH_A[0..21]

DRAM_A[0..11]

DRAM_D[0..15]

SRAM_A[0..17]SRAM_D[0..15]

FLASH_RESETFLASH_WE

FLASH_CEFLASH_OE

DRAM_LDQMDRAM_UDQMDRAM_CLKDRAM_CKEDRAM_BA0DRAM_BA1

DRAM_WEDRAM_CASDRAM_RASDRAM_CS

SRAM_WESRAM_CESRAM_OE

SD_DAT

SRAM_UBSRAM_LB

SD_CMDSD_CLK

IRDA_RXDIRDA_TXD

SD_DAT3

OTG_LSPEEDOTG_FSPEED

NCE

SD_CLK

SW[6..9]

TD_D[0..7]

TD_HS

27MHZ

AUD_BCLKAUD_DACDATAUD_DACLRCK

DRAM_WE

LINK_D0

LED[5..26]

FLASH_OEFLASH_RESET

AUD_ADCLRCK

I2C_SDAT

SRAM_UB

GPIO_B[0..71]

AUD_ADCDAT

I2C_SCLK

DRAM_D[0..15]

DRAM_CS

DRAM_RAS

NCSO

SRAM_WE

VGA_BLANK

VGA_VS

ENET_INT

ENET_CS

HEX6_D[0..6]ASDO

VGA_R[0..9]VGA_G[0..9]

ENET_CMD

AUD_XCK

LCD_ON

OTG_DACK0

OTG_INT1OTG_INT0

OTG_A0

OTG_D[0..15]

EXT_CLOCK

OTG_LSPEED

TMS

KEY[0..3]

ENET_D[0..15]

UART_RXDPS2_DAT

HEX2_D[0..6]

DRAM_LDQM

DRAM_CLK

OTG_FSPEED

LCD_BLON

OTG_CS

SRAM_LB

SD_CMD

ENET_RESET

LCD_ENLCD_RS

FLASH_A[0..21]

SD_DAT

HEX5_D[0..6]FLASH_CE

VGA_HS

DRAM_BA1

IRDA_RXD

LINK_D1

CONF_DONE

SW[10..17]

SD_DAT3

LINK_D3

OTG_RESET

OTG_A1

SRAM_CESRAM_OE

LCD_WR

DRAM_CKE

LINK_D2

NCONFIG TDO

HEX7_D[0..6]

ENET_IOR

UART_TXD

OTG_DREQ1

OTG_OE

NSTATUSTCK

DATA0

FLASH_D[0..7]

SRAM_D[0..15]

TD_VS

HEX1_D[0..6]

DRAM_BA0

DRAM_A[0..11]

TD_RESET

ENET_IOW

PS2_CLK

SW[3..5]

LCD_D[0..7]

50MHZ

HEX4_D[0..6]

DCLK

25MHZ

SW[0..2]

LED[0..4]

VGA_CLOCK

VGA_SYNC

HEX3_D[0..6]

DRAM_CAS

OTG_DACK1

TDI

FLASH_WEVGA_B[0..9]

OTG_DREQ0

HEX0_D[0..6]

OTG_WE

DRAM_UDQM

SRAM_A[0..17]IRDA_TXD

LINK_D0LINK_D1LINK_D2

LINK_D3

12MHZ

12MHZ

Page 4: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

I2C ADDRESS READ IS 0x34I2C ADDRESS WRITE IS 0x35

AUDIO 1.1

ALTERA DE2

A

4 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

I2C_SCLKI2C_SDAT

A_VCC33AGND

AGND

A_VCC33

A_VCC33

AGND

AGND

AGND

AGND

AGND AGNDAGND

GND

AGNDGND

AGND

AGND

GND

AGND

A_VCC33

VCC33 VCC33

C1 1U

C2 1U

C3

1U

R12 0

C4

10UC5

1000P

R3

2K

R2

2K

BC10.1U

BC20.1U

BC30.1U

BC40.1U

J2 LINEIN

12 345

LR GN

D

NC

R

NC

L

J1 MICIN

12 345

LR GN

D

NC

R

NC

L

J3 LINEOUT

12 345

LR GN

D

NC

R

NC

L

TC2 100U/6.3VC-1210+ R11

47KR1047K

TC1 100U/6.3VC-1210+

R7 330

R947K

U1

WM8731QFN28-0.45

7

12

23

2122232425262728

17181920

1615

14131

4

1110

56

8 9

BCLK

HP

VD

D

XTODCVDD

MBIASM

ICIN

RLI

NE

INLL

INE

INM

OD

EC

SB

SD

INS

CLK

ROUTAVDDAGNDVMID

LOUTHPGND

RH

PO

UT

LHP

OU

TMCLK

DGND

AD

CLR

CK

AD

CD

AT

DBVDDCLKO

DA

CD

AT

DA

CLR

CK

R8 680

R54.7K

R64.7K

R1 4.7K

R4 4.7K

AUD_BCLKAUD_DACDAT

AUD_ADCLRCK

AUD_DACLRCKAUD_ADCDAT

I2C_SDATI2C_SCLK

AUD_XCK

Page 5: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

LCD AND LED 1.1

ALTERA DE2

B

5 24Friday, November 18, 2005

Title

Size Document Number Rev

Date: Sheet of

LED10LED11

LED13LED12

LED16LED17

LED15LED14

LED9LED8

LED2LED3

LED1LED0

LED7LED6

LED4LED5

LED18

LED20LED21

LED19

LED22

LED23LED24LED25LED26

LCD

_D2

LCD

_VC

C

LCD

_EN

LCD

_D0

LCD

_RS

LCD

_D6

LCD

_D7

LCD

_D1

LCD

_D4

LCD

_BL

LCD

_D3

LCD

_D5

LCD

_WR

LCD

_CO

NT

GND

VCC5

GND

GND

VCC43

GND

VCC43

VCC43

GND

GND

GND

GND

GND

GND

GND

GND

GND

2 X 16 DIGIT LCD

LCD16U21234567891011121314151617181920

GN

D0

VCC

CO

NT

RS

WREND0

D1

D2

D3

D4

D5

D6

D7BL

GN

D1

NC

0N

C1

NC

2N

C3

C61U

R14 680

LEDR0LEDR

LEDR1LEDR

LEDR2LEDR

LEDG0LEDG

LEDR9LEDR

LEDR8LEDR

LEDR3LEDR

Q5805012

3

R15 680 R16680

Q4 8550

2

1 3

LEDR4LEDR

LEDR5LEDR

LEDR6LEDR

LEDR7LEDR

LEDR12LEDR

LEDR11LEDR

LEDR10LEDR

LEDR13LEDR

LEDR17LEDR

LEDR16LEDR

LEDR15LEDR

LEDR14LEDR

R1847

R171K

LEDG2LEDG

LEDG3LEDG

LEDG4LEDG

LEDG5LEDG

LEDG6LEDG

LEDG7LEDG

Q3805012

3

RN2

330

1357 8

642

RN4

330

1357 8

642

LEDG8LEDG

RN6

330

1357 8

642

RN7

330

1357 8

642

RN3

330

1357 8

642

RN5

330

1357 8

642

Q2 8550

2

1 3Q1 80501

2

3

LEDG1LEDG

R13680

RN1

330

1357 8

642

LCD_BLON

LCD_ON

LCD_WR

LCD_D[0..7]

LCD_ENLCD_RS

LED[0..26]

Page 6: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

7 SEGMENT 1.1

ALTERA DE2

B

6 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

HEX7_D0HEX7_D1HEX7_D2HEX7_D3

HEX7_D4HEX7_D5HEX7_D6

HEX0_D4

HEX0_D3HEX0_D2

HEX0_D6

HEX0_D1

HEX0_D5

HEX0_D0

HEX6_D0HEX6_D1HEX6_D2HEX6_D3

HEX6_D4HEX6_D5HEX6_D6

HEX1_D5HEX1_D4

HEX1_D3

HEX1_D6

HEX1_D2HEX1_D1HEX1_D0

HEX3_D6HEX3_D5

HEX3_D0

HEX3_D4

HEX3_D3HEX3_D2HEX3_D1

HEX4_D5HEX4_D4

HEX4_D3

HEX4_D0

HEX4_D2HEX4_D1

HEX4_D6

HEX2_D0HEX2_D1HEX2_D2HEX2_D3

HEX2_D4HEX2_D5HEX2_D6

HEX5_D6

HEX5_D1

HEX5_D5HEX5_D4

HEX5_D3HEX5_D2

HEX5_D0

F7

C7

G7

D7

B7

E7

A7

E0

B0C0

F0G0

A0

D0

B5

D5

E5F5

C5

A5

G5

E2

B2

D2C2

F2G2

A2

E6

D6

A6

G6F6

C6B6

E4

D4

A4

G4F4

C4B4

E3

A3

G3F3

C3B3

D3

E1

B1

G1

C1

F1

D1

A1

VCC33

VCC33

VCC33

VCC33

VCC33

VCC33

VCC33

VCC33

RN17

330

1357 8

642

RN19

330

1357 8

642

A

B

C

D

E

F

G

DP

HEX6

7Segment Display

10

9

8

5

4

2

3

7

1

6

A

B

C

D

E

F

G

DP

HEX4

7Segment Display

10

9

8

5

4

2

3

7

1

6

A

B

C

D

E

F

G

DP

HEX2

7Segment Display

10

9

8

5

4

2

3

7

1

6

A

B

C

D

E

F

G

DP

HEX0

7Segment Display

10

9

8

5

4

2

3

7

1

6

RN21

330

1357 8

642

RN23

330

1357 8

642

A

B

C

D

E

F

G

DP

HEX7

7Segment Display

10

9

8

5

4

2

3

7

1

6

RN8

330

1357 8

642

RN10

330

1357 8

642

A

B

C

D

E

F

G

DP

HEX5

7Segment Display

10

9

8

5

4

2

3

7

1

6

A

B

C

D

E

F

G

DP

HEX3

7Segment Display

10

9

8

5

4

2

3

7

1

6

RN12

330

1357 8

642

RN14

330

1357 8

642

RN16

330

1357 8

642

A

B

C

D

E

F

G

DP

HEX1

7Segment Display

10

9

8

5

4

2

3

7

1

6

RN18

330

1357 8

642

RN20

330

1357 8

642

RN22

330

1357 8

642

RN9

330

1357 8

642

RN11

330

1357 8

642

RN13

330

1357 8

642

RN15

330

1357 8

642

HEX0_D[0..6]HEX1_D[0..6]HEX2_D[0..6]HEX3_D[0..6]HEX4_D[0..6]HEX5_D[0..6]HEX6_D[0..6]HEX7_D[0..6]

Page 7: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

EP2C35 BANK1 AND BANK 2 1.1

ALTERA DE2

B

7 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

GNDVCC12GND

VCC12

OTG_D3OTG_D2

OTG_A1OTG_A0

OTG_OEOTG_WEOTG_CS

OTG_D9OTG_D10

OTG_D14OTG_D15

OTG_D11

OTG_D8

OTG_D12OTG_D13

OTG_D7OTG_D6OTG_D5

SW11SW12

SW10

OTG_D4

GND

GNDVCC12

OTG_FSPEEDOTG_LSPEEDOTG_RESETOTG_INT1OTG_DACK0OTG_DREQ0OTG_DREQ1OTG_INT0OTG_DACK1

OTG_D0OTG_D1

DRAM_D4

DRAM_A6

DRAM_A1

DRAM_D15

DRAM_D9

DRAM_A0

DRAM_CAS

DRAM_D10

DRAM_A2

DRAM_RAS

DRAM_UDQM

DRAM_D13DRAM_D14

DRAM_A11

DRAM_CLKDRAM_CS

DRAM_A5

DRAM_D1DRAM_D0

DRAM_D11

DRAM_D2

DRAM_A9

DRAM_A3

DRAM_CKE

DRAM_A10

DRAM_A4

DRAM_BA0

DRAM_D12

DRAM_BA1

DRAM_D5

DRAM_LDQM

DRAM_D7

DRAM_A7

DRAM_D6

DRAM_D3

DRAM_WE

DRAM_D8

DRAM_A8

SW14SW15SW16SW17SW13

HEX4_D1

HEX4_D3HEX4_D2

HEX4_D0

HEX4_D6

HEX4_D4

HEX5_D0

HEX4_D5

HEX5_D2HEX5_D1

HEX5_D3

HEX5_D5HEX5_D4

HEX6_D0HEX5_D6

HEX6_D2HEX6_D1

HEX6_D3HEX6_D4HEX6_D5HEX6_D6

HEX7_D4HEX7_D5

HEX7_D0

HEX7_D3HEX7_D2HEX7_D1

HEX7_D6

LCD_D0LCD_WR

LCD_RS

LCD_D2LCD_D1

LCD_D5LCD_D4

LCD_EN

LCD_ON

LCD_D3

LCD_BLON

LCD_D6LCD_D7

50MHZ

VCCINT

GNDGND

BANK2

U11B

CYCLONE II EP2C35

N1N2

M3M2

M5M4

L10L3L2L9L6L7P9N9L4K2K1K3K4J1J2H1H2J4J3H4H3G2G1F1F2K7K8J6

G3G4K5K6E1E2H6J7J8J5F7D1D2F4F3G6G5C3C2F6E5B3B2G7H7E4

CLK1CLK0

B2_L27P/DPCLK0B2_L27N

B2_L28NB2_L28PB2_IO_0B2_L29NB2_L29PB2_IO_1B2_L30NB2_L30PB2_L31NB2_L31PB2_VREFN1B2_L32NB2_L32PB2_L33NB2_L33PB2_L34NB2_L34PB2_L35NB2_L35PB2_L36NB2_L36PB2_L37NB2_L37PB2_L38NB2_L38P/CDPCLK0B2_L39NB2_L39PB2_L40NB2_L40PB2_IO_2B2_L41NB2_L41PB2_L42NB2_L42PB2_L43NB2_L43PB2_IO_3B2_L44NB2_L44PB2_VREFN0B2_IO_4B2_L45NB2_L45PB2_L46NB2_L46PB2_L47NB2_L47PB2_L48NB2_L48PPLL3_OUTNPLL3_OUTPB2_L49N/CLKUSRB2_L49P/CRCERRGND_PLL3VCCD_PLL3GND_PLL3

BANK1

U11A

CYCLONE II EP2C35

Y6Y7

W7AA6AA7AC3AB4AB3AE3AE2AD3AD2

Y5

AC1AC2AA3AA4AB1AB2W6V7T8R8Y4Y3

AA2AA1

V6V5Y1

W3W4U5

T7T6V4V3

W2W1U6U7

V1V2

U4U3

U10U9U1

P3P4R2R3R4R5

T10T9P7P6T2T3R6R7T4U2

AA5

P1P2

GND_PLL1VCCD_PLL1GND_PLL1PLL1_OUTNPLL1_OUTPB1_IO_0B1_L0NB1_L0PB1_L1NB1_L1PB1_L2NB1_L2PB1_L3N

B1_L4NB1_L4PB1_L5NB1_L5PB1_L6NB1_L6PB1_VREFN1B1_IO_1B1_L7NB1_L7PB1_L8NB1_L8P

B1_L9PB1_L9N

B1_L10NB1_L10PB1_IO_2B1_L11NB1_L11P/CDPCLK1B1_IO_3

B1_L15PB1_L15NB1_L14PB1_L14NB1_L13PB1_L13NB1_L12PB1_L12N

B1_L16PB1_L16N

B1_L17NB1_L17PB1_L18NB1_L18PB1_L19N

B1_L26P/DPCLK1B1_L26NB1_L25PB1_L25NB1_L24PB1_L24NB1_L23PB1_L23NB1_L22PB1_L22NB1_L21PB1_L21NB1_L20PB1_L20NB1_VREFN0B1_L19P

B1_L3P

CLK3CLK2

BC50.1U

BC60.1U

LCD_D[0..7]LCD_WRLCD_ENLCD_RSLCD_BLONLCD_ON

OTG_DREQ1OTG_DREQ0OTG_DACK1OTG_DACK0OTG_RESET

OTG_INT1OTG_INT0

HEX4_D[0..6]HEX5_D[0..6]HEX6_D[0..6]HEX7_D[0..6]

OTG_CS

OTG_OEOTG_WE

OTG_A0OTG_A1

OTG_FSPEEDOTG_LSPEED

OTG_D[0..15]

SW[10..17]

DRAM_D[0..15]DRAM_A[0..11]DRAM_UDQMDRAM_LDQMDRAM_CLKDRAM_CKEDRAM_BA0DRAM_BA1DRAM_WEDRAM_CASDRAM_RASDRAM_CS

50MHZ

Page 8: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

EP2C35 BANK3 AND BANK 4 1.1

ALTERA DE2

B

8 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

27MHZ

VCC12GND

GNDVCC12

VCC12

SW9SW8

SW7

AUD_ADCLRCKAUD_DACLRCK

AUD_XCKAUD_ADCDAT

TD_RESET

TD_D5

TD_D1

TD_D7

TD_VSTD_D0

TD_HS

TD_D6

TD_D2

VGA_G3

TD_D3

VGA_G2

VGA_R6

VGA_B4

VGA_B6

VGA_R5

VGA_G5

VGA_G9

VGA_B5

VGA_B3

VGA_B1

VGA_B7VGA_B8

VGA_G4

VGA_G6

VGA_R7VGA_R8

VGA_CLOCK

VGA_G0VGA_R9

TD_D4

VGA_VS

VGA_BLANK

VGA_HSVGA_SYNC

VGA_R0VGA_R1

VGA_G7VGA_G8

VGA_B2

VGA_G1

VGA_B0

VGA_R3VGA_R2

VGA_R4

VGA_B9

AUD_DACDATAUD_BCLK

I2C_SDATI2C_SCLK

LINK_D0LINK_D1LINK_D2LINK_D3

ENET_RESETENET_CSENET_IORENET_IOWENET_INTENET_CMD

ENET_D8ENET_D9ENET_D10ENET_D11ENET_D12ENET_D13ENET_D14ENET_D15

ENET_D0ENET_D1ENET_D2ENET_D3

ENET_D4ENET_D5

ENET_D6ENET_D7

GND GND

VCCINT

BANK3

U11C

CYCLONE II EP2C35

G8F8

C6A4B4A5B5B6A6C4D5K9J9E8H8

H10G9F9D7C7D6B7A7D8C8

F10G10

D9C9B8A8

H11H12F11E10

B9A9

C10D10B10

F12J14

A10G11D11E12

J13D12

G12J10J11C11B11C12B12D13C13

C5

VCCA_PLL3GNDA_PLL3

B3_L50PB3_L51PB3_L51NB3_L52PB3_L52NB3_L53P/CDPCLK7B3_L53NB3_L54PB3_L54NB3_L55PB3_L55NB3_VREFN1B3_IO_0B3_L56PB3_L56NB3_IO_1B3_L57PB3_L57NB3_IO_2B3_L58PB3_L58NB3_L59PB3_L59NB3_L60PB3_L60NB3_L61PB3_L61NB3_L62P/DPCLK11B3_L62NB3_L63PB3_L63NB3_L64PB3_L64NB3_L65PB3_L65NB3_L66PB3_L66NB3_L67P

B3_L70PB3_L69N

B3_L67NB3_IO_3B3_VREFN0B3_L68P

B3_L69PB3_L68N

B3_L70NB3_L71PB3_L71NB3_L72PB3_L72NB3_L73P/DPCLK10B3_L73NCLK11CLK10

B3_L50N/DEV_CLRN

BANK4

U11D

CYCLONE II EP2C35

A13B13B14A14

B16

D14F14G14F13G13C15

C16

B15

D15

H15

E15D16

H16A17B17G15F15F16G16A18B18C17D17G17F17H17J17F18G18D18E18A19B19D19C19A20B20E20D20K16J16K17J18A21B21B22A22A23B23D21C21C22C23F19G19

CLK9CLK8B4_L74P/DPCLK9B4_L74N

B4_L78P

B4_IO_0B4_L75PB4_L75NB4_L76PB4_L76NB4_L77P

B4_L78N

B4_L77N

B4_L79P

B4_L80P

B4_L79NB4_VREFN1

B4_L80NB4_L81PB4_L81NB4_L82PB4_L82NB4_L83PB4_L83NB4_L84PB4_L84NB4_L85P/DPCLK8B4_L85NB4_L86PB4_L86NB4_L87PB4_L87NB4_L88PB4_L88NB4_L89PB4_L89NB4_L90PB4_L90NB4_L91PB4_L91NB4_L92PB4_L92NB4_VREFN0B4_IO_1B4_L93PB4_L93NB4_L94PB4_L94NB4_L95PB4_L95NB4_L96P/CDPCLK6B4_L96NB4_L97PB4_L97NB4_L98PB4_L98NB4_L99PB4_L99NGNDA_PLL2VCCA_PLL2

BC70.1U

BC80.1U

VGA_B[0..9]

VGA_CLOCK

VGA_R[0..9]VGA_G[0..9]

VGA_BLANKVGA_SYNC

TD_D[0..7]

ENET_D[0..15]

VGA_VSVGA_HS

TD_RESET

TD_HSTD_VS27MHZ

SW[7..9]

ENET_IOWENET_IORENET_CMDENET_CSENET_RESETENET_INT

AUD_XCKAUD_BCLKAUD_DACDATAUD_DACLRCKAUD_ADCLRCKAUD_ADCDAT

I2C_SDATI2C_SCLK

LINK_D3

LINK_D0LINK_D1LINK_D2

Page 9: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

EP2C35 BANK5 AND BANK 6 1.1

ALTERA DE2

B

9 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

GNDVCC12GND

VCC12

KEY1

KEY2

SW0SW1

SW2EXT_CLOCK

GNDVCC12GND

GPIO_B2GPIO_B3

GPIO_B5GPIO_B4

GPIO_B8GPIO_B9

GPIO_B7GPIO_B6

GPIO_B13

GPIO_B11

GPIO_B15GPIO_B14

GPIO_B12

GPIO_B10

PS2_CLK

GPIO_B1GPIO_B0

KEY3

UART_RXDUART_TXD

PS2_DAT

GPIO_B17GPIO_B16

GPIO_B19

GPIO_B22

GPIO_B18

GPIO_B20GPIO_B21

KEY0

GPIO_B44

GPIO_B24GPIO_B25GPIO_B26GPIO_B27GPIO_B28GPIO_B29

GPIO_B31GPIO_B30

GPIO_B32GPIO_B33

GPIO_B35GPIO_B34

GPIO_B39

GPIO_B37GPIO_B36

GPIO_B38

GPIO_B41GPIO_B40

GPIO_B43GPIO_B42

GPIO_B23

GPIO_B45

GPIO_B46

GPIO_B50GPIO_B49GPIO_B48

GPIO_B51

GPIO_B47

GPIO_B52

GPIO_B54GPIO_B53

GPIO_B55

GPIO_B56GPIO_B57GPIO_B58GPIO_B59GPIO_B60GPIO_B61GPIO_B62GPIO_B63GPIO_B64GPIO_B65GPIO_B66GPIO_B67GPIO_B68GPIO_B69

HEX1_D0

HEX2_D1

HEX1_D2

HEX1_D4HEX1_D5

HEX1_D3

HEX1_D6HEX2_D0

HEX1_D1

HEX2_D2

HEX3_D4

HEX3_D0HEX3_D1

HEX2_D3

HEX2_D5HEX2_D6

HEX2_D4

HEX3_D3HEX3_D2

HEX3_D5HEX3_D6

GPIO_B70GPIO_B71

SD_CMD

SD_CLKSD_DAT

IRDA_TXDIRDA_RXDSD_DAT3

25MHZ

GND

VCCINT

GND

BANK6

U11F

CYCLONE II EP2C35

P25P26P23P24R25R24R20T22T23R17P17T24

T17T21T20U26U25U23U24R19T19U20U21V26V25V24V23

W26W25W23W24U22Y25Y26

AA26AA25

Y23Y24

AB25AB26AC26AC25

V22AB23AB24AA23AA24

Y22W21

T25T18

V21V20Y21

AD24AD25

AC23W20Y20

AA21

AE24AE25

CLK6CLK7B6_L127P/DPCLK6B6_L127NB6_L128PB6_L128NB6_IO_0B6_L129PB6_L129NB6_L130PB6_L130NB6_L131P

B6_L132NB6_VREFN0B6_IO_1B6_L133PB6_L133NB6_L134PB6_L134NB6_L135PB6_L135NB6_L136PB6_L136NB6_L137PB6_L137NB6_L138PB6_L138NB6_L139P/CDPCLK4B6_L139NB6_L140PB6_L140NB6_IO_2B6_L141PB6_L141NB6_L142PB6_L142NB6_L143PB6_L143NB6_L144PB6_L144NB6_L145PB6_L145NB6_VREFN1B6_L146PB6_L146NB6_L147PB6_L147NB6_L148PB6_L148N

B6_L131NB6_L132P

PLL4_OUTPPLL4_OUTNB6_IO_3B6_L149PB6_L149N

B6_IO_4GND_PLL4VCCD_PLL4GND_PLL4

B6_L150P/NCEOB6_L150N/INIT_DONE

BANK5

U11E

CYCLONE II EP2C35

E21H20G20F20F21E22D23G21G22H21E23E24B24B25C25C24

J22E26E25F24F23J21J20F25F26N18P18G23G24K22G25G26H23H24J23J24H25H26H19K18K19K21K23K24L21L20J25J26L23L24L25L19K25K26M22M23M19M20N20M21M24M25

D26D25

N23N24N25N26

GND_PLL2VCCD_PLL2GND_PLL2PLL2_OUTNPLL2_OUTPB5_L100PB5_L100NB5_L101PB5_L101NB5_IO_0B5_L102PB5_L102NB5_L103PB5_L103NB5_L104PB5_L104N

B5_VREFN0B5_L106PB5_L106NB5_L107PB5_L107NB5_L108PB5_L108NB5_L109PB5_L109NB5_L110PB5_L110NB5_L111PB5_L111NB5_IO_1B5_L112P/CDPCLK5B5_L112NB5_L113PB5_L113NB5_L114PB5_L114NB5_L115PB5_L115NB5_IO2B5_L116PB5_L116NB5_IO_3B5_L117PB5_L117NB5_L118PB5_L118NB5_L119PB5_L119NB5_VREFN1B5_L120PB5_L120NB5_IO_4B5_L121PB5_L121NB5_L122PB5_L122NB5_L123PB5_L123NB5_L124PB5_L124NB5_L125PB5_L125N

B5_L105PB5_L105N

B5_L126P/DPCLK7B5_L126NCLK4CLK5

BC90.1U

BC100.1U

PS2_CLK

UART_RXDUART_TXDPS2_DAT

SD_DATSD_CLKSD_CMD

GPIO_B[0..71]

HEX3_D[0..6]

HEX1_D[0..6]HEX2_D[0..6]

KEY[0..3]SW[0..2]

EXT_CLOCK

IRDA_TXDSD_DAT3

IRDA_RXD

25MHZ

Page 10: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

EP2C35 BANK7 AND BANK 8 1.1

ALTERA DE2

B

10 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

VCC12GND

SW3SW4

SW5SW6

VCC12GND

FLASH_A2

FLASH_A0FLASH_A1

FLASH_A11

FLASH_A7FLASH_A8

FLASH_A10

FLASH_A5

FLASH_A9

FLASH_A6

FLASH_A4FLASH_A3

FLASH_A12

FLASH_A20

FLASH_A14

FLASH_A17

FLASH_A15FLASH_A16

FLASH_A19

FLASH_A21

FLASH_A18

FLASH_A13

HEX0_D6

HEX0_D3

HEX0_D1

HEX0_D5

HEX0_D0

HEX0_D4

HEX0_D2

SRAM_A14

SRAM_A16

SRAM_D10

SRAM_A17

SRAM_D8

SRAM_OE

SRAM_D6

SRAM_D2

SRAM_D11

SRAM_A9

SRAM_D9

SRAM_A0

SRAM_A4

SRAM_D12

SRAM_D1SRAM_D0

SRAM_A1

SRAM_D13

SRAM_A6

SRAM_A12

SRAM_D14

SRAM_CE

SRAM_A7

SRAM_A10

SRAM_D15

SRAM_D4

SRAM_A3

SRAM_A5

SRAM_D3

SRAM_LB

SRAM_D5

SRAM_A2

SRAM_UB

SRAM_A13

SRAM_A11

SRAM_D7

SRAM_A15

SRAM_A8

SRAM_WEFLASH_D7FLASH_D6FLASH_D5FLASH_D4FLASH_D3FLASH_D2FLASH_D1FLASH_D0FLASH_RESET

FLASH_CEFLASH_WE

FLASH_OE

LED0

LED3LED2LED1

LED4LED5

LED24

LED22

LED19

LED23

LED25

LED20LED21

LED26

LED6LED7

LED12LED11LED10LED9LED8

LED13

LED15LED14

LED17LED18

LED16

VCC12

GND GND

VCCINT

BC110.1U

BC120.1U

BANK8

CYCLONE II EP2C35

U11H

AD13AC13AF13AE13AE12AD12

Y12AA12

U12V11V13V14

AE11AD11AC12AB12AF10AE10AC11AD10

AF9AE9

AC10AC9W12W11AF8AE8AF7AE7Y11

AA11AB10AA10

AA9AF6AE6AD8AC8AB8Y10

W10W8

AC7V9

V10AD7AD6AF5AE5AD5AD4AC6AC5AF4

Y8AA8

AE4

CLK14CLK15B8_L177NB8_L177P/DPCLK3B8_L178NB8_L178PB8_L179NB8_L179PB8_L180NB8_L180PB8_L181NB8_L181PB8_L182NB8_L182PB8_VREFN0B8_IO_0B8_L183NB8_L183PB8_L184NB8_L184PB8_L185NB8_L185PB8_L186NB8_L186PB8_L187NB8_L187PB8_L188NB8_L188P/DPCLK2B8_L189NB8_L189PB8_L190NB8_L190PB8_L191NB8_L191PB8_IO_1B8_L192NB8_L192PB8_L193NB8_L193PB8_IO_2B8_L194NB8_L194PB8_IO_3B8_VREFN1B8_L195NB8_L195PB8_L196NB8_L196PB8_L197NB8_L197PB8_L198NB8_L198PB8_L199NB8_L199PB8_L200P

GNDA_PLL1VCCA_PLL1

B8_L200N/DEV_OE

BANK7

CYCLONE II EP2C35

U11G

AA19Y19

AE23AF23AB21AC22AD22AD23AD21AC21AE22AF22W19V18U18U17

AA20Y18

AE21AF21AC20AB20AE20AF20AC19AD19AA18AA17

V17W17

AC18AB18AE19AF19AE18AF18

Y16AA16AD17AC17AE17AF17W16W15

AC16AD16AE16AC15AB15AA15

Y15Y14

AA14Y13

AA13AC14AD15AE15AE14AF14

VCCA_PLL4GNDA_PLL4B7_L151NB7_L151PB7_L152NB7_L152PB7_L153NB7_L153PB7_L154NB7_L154P/CDPCLK3B7_L155NB7_L155PB7_L156NB7_L156PB7_L157NB7_L157PB7_IO_0B7_VREFN0B7_L158NB7_L158PB7_L159NB7_L159PB7_L160NB7_L160PB7_L161NB7_L161PB7_L162NB7_L162PB7_L163NB7_L163PB7_L164NB7_L164PB7_L165NB7_L165P/DPCLK5B7_L166NB7_L166PB7_L167NB7_L167PB7_L168NB7_L168PB7_L169NB7_L169PB7_L170NB7_L170PB7_VREFN1B7_L171NB7_L171PB7_L172NB7_L172PB7_L173NB7_L173PB7_L174NB7_L174PB7_L175NB7_L175PB7_IO_1B7_L176NB7_L176PCLK12CLK13

LED[0..26]SW[3..6]

SRAM_D[0..15]

FLASH_D[0..7]

FLASH_CE

FLASH_A[0..21]

FLASH_OE

FLASH_RESET

FLASH_WE

SRAM_CESRAM_WESRAM_A[0..17]

SRAM_OE

HEX0_D[0..6]

SRAM_UBSRAM_LB

Page 11: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

EP2C35 POWER AND CONFIG 1.1

ALTERA DE2

B

11 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

DCLKDATA0

TDI

TDOTMSTCK

NCONFIGNCE

GND

NSTATUSCONF_DONEGND

NCSOASDO

GND

VCCIO

GND

GND

VCCINT

GND

GND

GND

VCCINT

VCCIO VCCIO VCCIO VCCIO

VCCIO

VCCIO

VCCIO

GND

BC130.1U

BC400.1U

BC360.1U

BC340.1U

BC330.1U

BC370.1U

BC350.1U

BC160.1U

BC150.1U

EP2C35 CTRL AND CONFIG

U11J

CYCLONE II EP2C35

N7N4

M8M6L8M7N6N3

E3D3

R22R23P21P20Y2N21AC24

NCONFIGNCE

TDITCKTMSTDODCLKDATA0

ASDONCSO

NSTATUSCONF_DONE

MSEL1MSEL0

NC0NC1NC2

BC380.1U

BC170.1U

BC200.1U

BC210.1U

BC190.1U

BC180.1U

BC220.1U

EP2C35-672 PIN POWER

U11I

CYCLONE II EP2C35

V8 T1 R9

P5 AD1

AB5

N5

M9

L1 F5 C1

J12

H9

E13

E9 E6 A11

A3 J15

H18

E17

E14

D22

C20

A24

A16

N22

M18

L26

J19

F22

C26

V19

T26

R18

P22

AD26

AA22

W18

V15

AF24

AF16

AD20

AB22

AB17

AB14

W9

V12

AF11

AF3

AB13

AB9

AB6

V16U16U15U14U13U11T16T11R16

AB16AB11

AB7

A25

A15

A12

A2 T15

T14

L15

L14

L13

L12

M15

M14

M13

M12

K20

H22

H14

H13

H5

E19

E16

E11

E7 D24

D4

C18

C14

B26

B1

AF25AF15AF12

AF2AE26

AE1AD18AD14

AD9AC4

AB19

N8

M26

M1

L22

L5 T13

T12

R15

R14

N11

W14W13

W5U19

U8

T5 R26

R21

R1

P19

P8 N19

Y17Y9

W22

R13

R12

P16

P15

P14

P13

P12

P11

N16

N15

N14

N13

N12

R10P10N17N10M17M16M11M10L18L17L16

K15K14K13K12K11K10

R11

L11

VCC

IO1

VCC

IO1

VCC

IO1

VCC

IO1

VCC

IO1

VCC

IO1

VCC

IO2

VCC

IO2

VCC

IO2

VCC

IO2

VCC

IO2

VCC

IO3

VCC

IO3

VCC

IO3

VCC

IO3

VCC

IO3

VCC

IO3

VCC

IO3

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO4

VCC

IO5

VCC

IO5

VCC

IO5

VCC

IO5

VCC

IO5

VCC

IO5

VCC

IO6

VCC

IO6

VCC

IO6

VCC

IO6

VCC

IO6

VCC

IO6

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO7

VCC

IO8

VCC

IO8

VCC

IO8

VCC

IO8

VCC

IO8

VCC

IO8

VCC

IO8

VCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINT

GNDGNDGND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

D

GNDGNDGNDGNDGNDGNDGNDGNDGNDGNDGND

GN

DG

ND

GN

DG

ND

GN

D

GN

DG

ND

GN

DG

ND

GN

D

GNDGNDGNDGNDGND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

D

GNDGNDGND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

DG

ND

GN

D

VCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINTVCCINT

VCCINTVCCINTVCCINTVCCINTVCCINTVCCINT

VCCINT

VCCINT

BC240.1U

BC230.1U

BC270.1U

BC250.1U

BC260.1U

BC390.1U

BC280.1U

BC320.1U

BC300.1U

BC310.1U

BC290.1U

BC140.1U

NCONFIG

TDITMS

TDO

CONF_DONENSTATUS

TCK

NCE

ASDO

DATA0

DCLKNCSO

Page 12: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

DM9000AE 1.1

ALTERA DE2

B

12 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

25MHZSPEEDACT

ENET_D0

RX+

ENET_D15

ENET_D13

ENET_D1

ENET_D4

ENET_D12

ENET_D9

ENET_D11

ENET_D8

ENET_D6

ENET_CMD

ENET_D14

ENET_IOR

ENET_D10

ENET_IOW

ENET_D7

ENET_D2ENET_D3

ENET_D5

ENET_RESET

TX+TX-

RX-

SPEEDACT

ENET_INT

ENET_CS

GND

NGND

GND

GND

N_VCC33

N_VCC33

NGND

N_VCC33

N_VCC33

GND

CHSGND

NGND

NGND

N_VCC33

CHSGND

N_VCC25

N_VCC33

CHSGND

N_VCC25

NGND

CHSGND

NGND

CHSGND

GND

N_VCC33

N_VCC25

NGND

N_VCC33

C8

0.1U

BC510.1U

R274.7K

BC520.1U

BC540.1U

BC530.1U

TC30100U/6.3VC-1210+

L7 BEAD

BC560.1U

BC550.1U

BC570.1U

R306.8K

DM9000A-8/16bit

U35

DM9000AE/LQFP48

123456789101112

131415161718192021222324

252627282930313233343536

37 38 39 40 41 42 43 44 45 46 47 48

BGRESAVDD25

RX+RX-

AGNDAGND

TX+TX-

AVDD25SD7SD6SD5

SD4

SD3

GN

DSD

2SD

1SD

0EE

DIO

EED

CK

EED

CS

SD15

VDD

SD14

SD13SD12SD11SD10SD9VDDSD8CMDGNDINTIOR#IOW#

CS#

LED

2(IO

WAI

T / W

AKEU

P fo

r eep

rom

)LE

D1(

IO16

for e

epro

m)

PWR

ST#

TEST

VDD

X2 X1 GN

DSD AG

ND

BGG

ND

BC590.1U

BC600.1U

R29 120R28 120

YELLOW

GREEN

J4

RJ45INTLED

4

65

21

3

78

1314

1516

9

10

11

12CTT

RD-CTR

TD-TD+

RD+

NCCHSG

SMN

T0SM

NT1

MN

T1M

NT0

D1

D2

D3

D4

BC580.1U

R1949R9

R2049R9

R2149R9

L1 BEAD

R2249R9

R344.7K

C70.1U

ENET_INT

25MHZENET_CMD

ENET_IOR

ENET_CS

ENET_D[0..15]

ENET_IOW

ENET_RESET

Page 13: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

CLOCK 1.1

ALTERA DE2

A

13 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

OSC_EN

IRDA_RXDIRDA_TXD

GND

VCC33

GND

GND

GND

VCC33

GND

GND

GND GND GND

VCC33

VCC33

GND

C121U

C111U

BC610.1U

R23 120

J5

EXT CLOCK

1

2 345

BC420.1U

R35

1KBC430.1U

R24 120

Y1

50MHZ

4

32

1 VCC

OUTGND

EN

U14

IRDA

4321

56789

AGNDVCCIOVCCGND

SDRXDTXDVLEDSHIELDR25 47

BC410.1U

IRDA_RXDIRDA_TXD

50MHZ

EXT_CLOCK

Page 14: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

PS2 AND RS232 1.1

ALTERA DE2

A

14 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

RXD

GNDGND

GND

GND

VCC33

GNDGND

GND

VCC33

GND

VCC5

GND

VCC5 VCC5

GND GNDVCC33 VCC33

U15

MAX232

138

1110

134526

129147

1615

R1INR2INT1INT2IN

C+C1-C2+C2-V+V-

R1OUTR2OUTT1OUTT2OUT

VCCGND

J6

RS232

594837261

10

11

RXD LEDR

1 2

43

5 6

TOPJ7

PS2

123456789

NC0DATVCCGNDNC1CLKSHIELD0SHIELD1SHIELD2

R36

2K

R37

2K

BC620.1U

C151U

C161U

C141U

C131U

R39 120R38 120

D2BAT54S 3

1 2

RN24 330

1357 8

642

TXD LEDG

D1BAT54S 3

1 2

UART_TXD

UART_RXD

PS2_CLKPS2_DAT

Page 15: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

KEY AND SWITCH 1.1

ALTERA DE2

A

15 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

GNDGND

VCC33GND

GND

GND

GND

VCC33GND

GND

VCC33

GND

GND

GNDGND

VCC33SW3SW2SW1SW0

VCC33

GNDGND

GND

GND

VCC33

GND

GNDVCC33

GND

GND

GND

GNDVCC33

GNDGND

SW7SW6SW5SW4

KEYIN0

SW12GND

VCC33GND

GND

GND

GND

VCC33VCC33

GNDGND

GND

GND

VCC33

GND

GNDVCC33

GND

GND

GND

GNDVCC33

GNDGND

SW11SW10SW9SW8GND

GNDVCC33 VCC33GND

GND GNDGND GND

GND

GND

VCC33

GND

GND

GNDGND

VCC33

SW14

SW17

SW15SW16

KEYIN3KEYIN2KEYIN1

KEY0

KEY2KEY3

KEY1

SW13

GND

VCC33

GND

GND VCC33

VCC33

GND

SW13

DPDT SW

1234

5

C200.1U

U16

74HC245DIP20-SOP

23456789

1911817161514131211

2010

A1A2A3A4A5A6A7A8

GDIRB1B2B3B4B5B6B7B8

VCCGND

SW16

DPDT SW

1234

5SW17

DPDT SW

1234

5

SW1

DPDT SW

1234

5

SW14

DPDT SW

1234

5

SW2

DPDT SW

1234

5

RN25

4.7K

1357 8

642

KEY0

PBSW

12 3

4

SW15

DPDT SW

1234

5

SW3

DPDT SW

1234

5

KEY1

PBSW

12 3

4

RN27

120

13578

642

RN26

120

13578

642

SW4

DPDT SW

1234

5

KEY2

PBSW

12 3

4

SW5

DPDT SW

1234

5

KEY3

PBSW

12 3

4

SW6

DPDT SW

1234

5SW7

DPDT SW

1234

5

SW8

DPDT SW

1234

5SW9

DPDT SW

1234

5

C170.1U

R40 120

SW10

DPDT SW

1234

5

SW0

DPDT SW

1234

5

C180.1U

SW11

DPDT SW

1234

5

C190.1U

SW12

DPDT SW

1234

5

SW[0..17]KEY[0..3]

Page 16: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

CONNECT A 1.1

ALTERA DE2

B

16 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

IO_A13

IO_A4

IO_A24

IO_A12

IO_A20

IO_A26

IO_A9

GND

IO_A5

IO_A31

IO_A23

IO_A28

IO_A21

IO_A7

IO_A29

IO_A19

IO_A35IO_A33

IO_A15

IO_A11

IO_A27

IO_A3

IO_A14

GND

IO_A0

IO_A16

IO_A1

IO_A32IO_A30

IO_A22

IO_A17

IO_A25

IO_A2

IO_A10

IO_A34

IO_A8IO_A6

IO_A18

GPIO_B0GPIO_B1GPIO_B2GPIO_B3

IO_A0

IO_A3IO_A2IO_A1

IO_A13

GPIO_B15 IO_A15

GPIO_B12

GPIO_B14GPIO_B13

IO_A12

IO_A14

IO_A25GPIO_B26

IO_A24GPIO_B25

IO_A26

GPIO_B24

IO_A27GPIO_B27

IO_A5

IO_A7GPIO_B6GPIO_B5

IO_A4GPIO_B4

GPIO_B7IO_A6

IO_A17

GPIO_B19GPIO_B18 IO_A18GPIO_B17GPIO_B16

IO_A19

IO_A16

GPIO_B29GPIO_B28

GPIO_B30GPIO_B31

IO_A29IO_A30IO_A31

IO_A28

IO_A10

GPIO_B8

GPIO_B10

IO_A8IO_A9

GPIO_B11 IO_A11

GPIO_B9

GPIO_B23

IO_A21IO_A20GPIO_B20

IO_A23

GPIO_B21GPIO_B22 IO_A22

GPIO_B35GPIO_B34

IO_A32

IO_A34

GPIO_B32

IO_A35

GPIO_B33 IO_A33

GPIO_B0

GPIO_B9

GPIO_B18

GPIO_B27

GPIO_B19

GPIO_B1

GPIO_B10

GPIO_B28

GPIO_B2

GPIO_B12

GPIO_B20

GPIO_B11

GPIO_B30

GPIO_B21

GPIO_B29

GPIO_B3 GPIO_B5

GPIO_B32

GPIO_B14

GPIO_B23

GPIO_B31

GPIO_B22

GPIO_B13

GPIO_B4

GPIO_B25GPIO_B24

GPIO_B7

GPIO_B16

GPIO_B33

GPIO_B15

GPIO_B34

GPIO_B6

GPIO_B35

GPIO_B17

GPIO_B26

GPIO_B8

VCC33GND

GND VCC33

GND VCC33

GND VCC33 VCC33

VCC33

GND VCC33

GND

GND

GND

VCC33

GND

GND VCC33

VCC33

GND

GND GND

GND

VCC33

GND

VCC33

VCC33

VCC33

GNDVCC33

VCC33 GND

VCC33GND

VCC33

GND

VCC33

GND

VCC33

VCC33VCC33

GND GND

VCC33

VCC33

GND

GND

GND

GND

GND

GND

VCC33

VCC33 VCC33

GND GND

VCC33 VCC33

VCC33 VCC33

GND

VCC33

GND

GND

VCC33

VCC33GND

GND

GND

VCC33

VCC33

GND

VCC33

VCC5

D12BAT54S 3

1 2

D21BAT54S 3

1 2

D30BAT54S 3

1 2

D4BAT54S 3

1 2

D13BAT54S 3

1 2

D22BAT54S 3

1 2

D31BAT54S 3

1 2

D23BAT54S 3

1 2

D5BAT54S 3

1 2

D14BAT54S 3

1 2

D33BAT54S 3

1 2

D32BAT54S 3

1 2

D24BAT54S 3

1 2

D15BAT54S 3

1 2

D6BAT54S 3

1 2

D34BAT54S 3

1 2

D25BAT54S 3

1 2

D7BAT54S 3

1 2

D16BAT54S 3

1 2

D17BAT54S 3

1 2

D8BAT54S 3

1 2

D26BAT54S 3

1 2

D35BAT54S 3

1 2

RN28 47

1357 8

642

RN31 47

1357 8

642

D9BAT54S 3

1 2

D18BAT54S 3

1 2

D27BAT54S 3

1 2

RN34 47

1357 8

642

D28BAT54S 3

1 2

D19BAT54S 3

1 2

D37BAT54S 3

1 2

D36BAT54S 3

1 2

D10BAT54S 3

1 2

JP1

GPIO_AHEADERBG20X2H

1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 40

RN29 47

1357 8

642

RN32 47

1357 8

642

D20BAT54S 3

1 2

D29BAT54S 3

1 2

D11BAT54S 3

1 2

RN35 47

1357 8

642

D38BAT54S 3

1 2

RN30 47

1357 8

642

D3BAT54S 3

1 2

RN33 47

1357 8

642

RN36 47

1357 8

642

GPIO_B[0..35]

Page 17: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

CONNECT B 1.1

ALTERA DE2

B

17 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

IO_B3

IO_B27

IO_B17

IO_B13

GND

IO_B25

IO_B9

GND

IO_B5

IO_B11

IO_B1

IO_B31

IO_B23IO_B21

IO_B7

IO_B29

IO_B19

IO_B35IO_B33

IO_B15

IO_B0IO_B2IO_B4IO_B6IO_B8

IO_B12IO_B10

IO_B14

IO_B22IO_B20

IO_B16IO_B18

IO_B32IO_B34

IO_B28IO_B26

IO_B24

IO_B30

GPIO_B44

GPIO_B62

GPIO_B53

GPIO_B71

GPIO_B42

GPIO_B70

GPIO_B51

GPIO_B36

GPIO_B69

GPIO_B52

GPIO_B43

GPIO_B60 GPIO_B61

GPIO_B45

GPIO_B40

GPIO_B49

GPIO_B58

GPIO_B67

GPIO_B59

GPIO_B50

GPIO_B68

GPIO_B41GPIO_B39

GPIO_B65

GPIO_B57

GPIO_B66

GPIO_B47

GPIO_B56

GPIO_B48

GPIO_B38

GPIO_B64

GPIO_B46

GPIO_B37

GPIO_B55

GPIO_B63

GPIO_B54

GPIO_B45

IO_B11GPIO_B47

IO_B9IO_B8

GPIO_B46

GPIO_B44

IO_B10

IO_B28

IO_B31IO_B30IO_B29

GPIO_B67GPIO_B66

GPIO_B64GPIO_B65

IO_B16

IO_B19

GPIO_B52GPIO_B53

IO_B18GPIO_B54GPIO_B55

IO_B17

IO_B6GPIO_B43

GPIO_B40 IO_B4GPIO_B41GPIO_B42

IO_B7

IO_B5

GPIO_B63 IO_B27

GPIO_B60

IO_B26GPIO_B61

IO_B24

GPIO_B62IO_B25

IO_B14

IO_B12GPIO_B49GPIO_B50

GPIO_B48

IO_B15GPIO_B51

IO_B13

IO_B1IO_B2IO_B3

IO_B0

GPIO_B39GPIO_B38GPIO_B37GPIO_B36

GPIO_B57GPIO_B56

GPIO_B59 IO_B23

IO_B20

GPIO_B58IO_B21IO_B22

GPIO_B69GPIO_B68

GPIO_B71 IO_B35

IO_B32

GPIO_B70IO_B33IO_B34

VCC33

GND

GND

GND VCC33

VCC33

GND

GND

VCC33

GND

VCC33VCC33

VCC33VCC33

GNDGND

VCC33VCC33

VCC33

GND

GND

GND

GND

GND

GND

VCC33

VCC33

GNDGND

VCC33 VCC33

VCC33

GND

VCC33

GND

VCC33

GND VCC33

GNDVCC33

VCC33 GND

VCC33

VCC33

VCC33

GND

VCC33

GND

GNDGND

GND

VCC33

VCC33

VCC33

GND

GND

VCC33

GND

GND

GND

VCC33GND

VCC33

VCC33VCC33GND

VCC33GND

VCC33GND

GND VCC33

VCC5

VCC33

GND

RN45 47

1357 8

642

D65BAT54S 3

1 2

D62BAT54S 3

1 2

D53BAT54S 3

1 2

D47BAT54S 3

1 2

D42BAT54S 3

1 2

D71BAT54S 3

1 2

D55BAT54S 3

1 2

D59BAT54S 3

1 2

D45BAT54S 3

1 2

D69BAT54S 3

1 2

D46BAT54S 3

1 2

D52BAT54S 3

1 2

D68BAT54S 3

1 2

D50BAT54S 3

1 2

D41BAT54S 3

1 2

D74BAT54S 3

1 2

D51BAT54S 3

1 2

D60BAT54S 3

1 2

D44BAT54S 3

1 2

D61BAT54S 3

1 2

D40BAT54S 3

1 2

D70BAT54S 3

1 2

D56BAT54S 3

1 2

D73BAT54S 3

1 2

D58BAT54S 3

1 2

D43BAT54S 3

1 2

D49BAT54S 3

1 2

D66BAT54S 3

1 2

D64BAT54S 3

1 2

D67BAT54S 3

1 2

D72BAT54S 3

1 2

D39BAT54S 3

1 2D48BAT54S 3

1 2

D57BAT54S 3

1 2D54BAT54S 3

1 2

D63BAT54S 3

1 2

RN38 47

1357 8

642

RN41 47

1357 8

642

RN44 47

1357 8

642

RN43 47

1357 8

642

RN39 47

1357 8

642

RN37 47

1357 8

642

RN40 47

1357 8

642

RN42 47

1357 8

642

JP2

GPIO_BHEADERBG20X2H

1 23 45 67 89 1011 1213 1415 1617 1819 2021 2223 2425 2627 2829 3031 3233 3435 3637 3839 40

GPIO_B[36..71]

Page 18: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

SDRAM AND SRAM 1.1

ALTERA DE2

A

18 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

DRAM_D6

DRAM_BA1

DRAM_CLK

DRAM_D11

DRAM_LDQM

DRAM_D13

DRAM_BA0

R_VCC33

R_VCC33

DRAM_A5

R_VCC33

DRAM_D14

R_VCC33

DRAM_D9

DRAM_WE

DRAM_CKE

DRAM_A7DRAM_A6

R_VCC33

DRAM_D8

DRAM_D1R_VCC33DRAM_D0 DRAM_D15

DRAM_D3

DRAM_RAS

DRAM_D12

DRAM_A4

DRAM_A11

DRAM_D2

DRAM_D5

DRAM_CS

DRAM_UDQM

DRAM_A9

DRAM_A3

DRAM_A0

DRAM_A2

DRAM_D4

DRAM_CAS

R_VCC33

DRAM_A8DRAM_A10

DRAM_D7

DRAM_D10

DRAM_A1

SRAM_A15SRAM_A3

SRAM_D12

SRAM_D4

SRAM_A4

SRAM_A1

SRAM_D15

SRAM_A5

GND

SRAM_CE

SRAM_A7

SRAM_A14

SRAM_D11

SRAM_D7

SRAM_D0

SRAM_A17SRAM_A16

SRAM_A13SRAM_A12

SRAM_D1

SRAM_OE

R_VCC33

SRAM_A6

SRAM_D2

SRAM_D9

SRAM_A0

SRAM_D13

SRAM_LB

SRAM_A2

SRAM_A8

SRAM_D8SRAM_WE

SRAM_D10SRAM_D5

SRAM_A9

SRAM_D3

GND

SRAM_A10

SRAM_D6

SRAM_D14

SRAM_A11

R_VCC33

GND

GND

GND

GND

GND

GND

GND

R_VCC33

SRAM_CE

DRAM_CS

SRAM_UB

GND GND GND

R_VCC33

GNDGNDGND GNDGND

R_VCC33

BC640.1U

BC650.1U

BC660.1U

BC670.1U

BC680.1U

BC690.1U

BC700.1U

U18

IS61LV25616DIP44-TSOP

123

54

6789

1011121314151617

2221201918

23242526272829303132333435363738394041424344A0

A1A2

A4A3

nCED0D1D2D3VCC0GND0D4D5D6D7nWE

A9A8A7A6A5

A10A11A12A13A14NCD8D9

D10D11

VCC1GND1

D12D13D14D15nLBnUBnOEA15A16A17

BC630.1U

U17

SDRAM 1Mx16x4DIP54-TSOP

23242526 29

3031323334

1718

1516

19373839

2

45

78

1011

13 42

4445

4748

5051

53

3620

1

27 28

41

22

40

3

9

43

496

12

46

52

3521

54

14

A0A1A2A3 A4

A5A6A7A8A9

nCASnRAS

LDQMnWE

nCSCKECLK

UDQM

D0

D1D2

D3D4

D5D6

D7 D8

D9D10

D11D12

D13D14

D15

NCBA0

VDD

VDD VSS

VSS

A10

NC

VDDq

VDDq

VDDq

VDDqVSSq

VSSq

VSSq

VSSq

A11BA1

VSS

VDD

R41 4.7K

R42 4.7K

DRAM_A[0..11]

DRAM_LDQMDRAM_UDQM

DRAM_CLKDRAM_CKEDRAM_BA0DRAM_BA1

DRAM_D[0..15]

DRAM_WEDRAM_CASDRAM_RASDRAM_CS

SRAM_A[0..17]SRAM_D[0..15]

SRAM_WESRAM_CESRAM_OESRAM_UBSRAM_LB

Page 19: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

FLASH 1.1

ALTERA DE2

A

19 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

F_VCC33

FLASH_CE

FLASH_A16FLASH_A15FLASH_A14FLASH_A13FLASH_A12FLASH_A11FLASH_A10FLASH_A9

FLASH_A19FLASH_A18FLASH_A8FLASH_A7FLASH_A6FLASH_A5FLASH_A4FLASH_A3FLASH_A2 FLASH_A1

FLASH_A0

FLASH_A17

FLASH_OE

FLASH_D7

FLASH_D6

FLASH_D5

FLASH_D4

FLASH_D3

FLASH_D2

FLASH_D1

FLASH_D0

FLASH_A20FLASH_A21

GND

GNDF_VCC33

F_VCC33

GND

GNDF_VCC33

GND

GND

GND GND

F_VCC33

GND

F_VCC33

F_VCC33

U20

S29AL032DTFN TSOP-48

29

25

31

24

33

23

35

22

38

21

40

20

42

19

44

1830

8

32

7

34

6

36

5

39

4

41

3

43

2

45

1 48

17

26

28

12

47

16

37

27

46

11

15

910

1314

DQ0

A0

DQ1

A1

DQ2

A2

DQ3

A3

DQ4

A4

DQ5

A5

DQ6

A6

DQ7

A7DQ8

A8

DQ9

A9

DQ10

A10

DQ11

A11

DQ12

A12

DQ13

A13

DQ14

A14

DQ15/A-1

A15 A16

A17

CE

OE

RST

BYTE

A18

VCC

GND

GND

WE

RY/BY

A19A20

NCNC

BC710.1U

BC720.1U

BC730.1U

U19

SD CON-SDC1

12345678

9

1011

12131415

DAT3CMDVSSVCCCLKVSSDAT0DAT1

DAT2

SW0SW1

VSSVSSVSSVSS

R43 4.7K

R94 4.7K

R93 4.7K

FLASH_RESETFLASH_WE

FLASH_A[0..21]FLASH_CEFLASH_OE

FLASH_D[0..7]

SD_CLKSD_CMD

SD_DAT

SD_DAT3

Page 20: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

POWER 1.1

ALTERA DE2

Custom

20 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

VCC18

VCC12

GND

GND

VCC18

VCC12

GND GND

GND GNDGND

GND GND

GND GND

VCC33 F_VCC33

GND GND

VCC33 R_VCC33

GND GND

VCC33 V_VCC33

GND GND

VCC33 A_VCC33

GND

N_VCC33VCC33

GND

U_VCC33VCC33

GNDGND

GND

U_VCC5

GND

VCC5

GND

GND

GND

GND

V_VCC18

GND

VCC18

GND

VGA_VCC5

GND

VCC5

GND

VCCINT VCC12

GND

VCC33

GND

GND

GND

GND

GND

GND

VCC5

VCC33

GND GND GNDGND

GNDGND

GND

GND

GND

GND

GND GND

VCCIO

GND

VCC33

GND GND

O_VCC5 USB5V

GND

VCC33

GND

VCC33

R53 0

TC22100U/6.3VC-1210+

BC830.1U

H25HOLE

1

H23HOLE

1

H24HOLE

1

H26HOLE

1

TC8100U/6.3VC-1210+

BC770.1U

U23LM1117-1.8-0.8A

3 2

1

VIN VOUT

GN

D

U22 LM2676-3.3

32

1

45

678

BSVIN

SW

GN

D

NC

FBEN

SIN

K

L2 47UH

TC7220U/10VC-2012+

BC790.1U

H32HOLE

1

H30HOLE

1

H29HOLE

1

H31HOLE

1

BC800.1U

BC820.1U

TC21220U/10VC-2012+

BC850.1U

BC810.1U

R91 0

BC840.1U

BC860.1U TC20

220U/10VC-2012+

POWERLEDB

BC760.1U

TC6220U/10VC-2012+

BC890.1U

BC870.1U

TC9100U/6.3VC-1210+

U24LM1117-1.2-0.8A

3 2

1

VIN VOUT

GN

D

BC900.1U

R44

120

BC880.1U

R98 4.7K

D78 SS14D-SS14

12

BC910.1U

D76 SS14D-SS14

1 2

D77 SS14D-SS14

1 2

BC740.1U

BC450.1U

BC460.1U

TC10100U/6.3VC-1210+

D81 SS14D-SS14

12

U21 LM7805-0.8A

1 3

2

VIN VOUT

GN

DJ8

DC_9V

1

32

H19GND

1

H21GND

1

H22GND

1

H20GND

1

TC17100U/6.3VC-1210+

TC11100U/6.3VC-1210+

R45 0

R54330

H10HEATO

1

H4HEATO

1

H3HEATO

1

H2HEATO

1

R48 0

TC18100U/6.3VC-1210+

H8HEATO

1

H7HEATO

1

H6HEATO

1

H1HEATO

1

H5HEATO

1

H9HEATO

1

R51 0

TC13100U/6.3VC-1210+

R46 0 R47 0

TC310U/35VC-2012+

R50 0R49 0

D79SS14D-SS14

12

TC14100U/6.3VC-1210+

TC15100U/6.3VC-1210+

TC16100U/6.3VC-1210+

R52 0

TC5220U/10VC-2012+

GND1GND

1

TC28100U/6.3VC-1210+

D80SS14D-SS14

12

GND2GND

1

V+1V2VCC12

1

SW18

POWER SW

51

6

24

3

V+1V8VCC18

1

V+3V3VCC33

1

TC27100U/6.3VC-1210+GND3

GND

1

GND4GND

1

C10 0.01U

V+5VVCC5

1

BC750.1U

TC410U/35VC-2012+

R92 0

TC19100U/6.3VC-1210+

TC12100U/6.3VC-1210+

H28GND

1

H27GND

1

BC780.1U

Page 21: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

USB BLASTER 1.1

ALTERA DE2

B

21 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

nRESET

USB_DM

USB_DP

TRGDCLK

TRGNSTTRGNCS

TRGASDO

EEPCLKEEPDI

EEPCS

EEPDO

ISPTMS

ISPTCKEEPDI

ISPTDI

EEPCLKEEPCS

ISPTDO

EEPDO

ISPTMS

FP3V

12M

HZ

ISPTDO

FP3VGND

URD

GND

UD3

UWR

UD0

PWR

ON

ISPTCK

ISPTDI

FP3V

24M

HZ

UD1

TXE

USB

ON

UD2

UD4UD5

UD6UD7

RXF

TRGOE

24MHZ

VCC33TRGOEGND

NCE

GND

PWRON USBON

TRGNST

TRGASDO

TRGNCS

TRGDCLK

VCC33

VCC33

GND

VCC33

6MHZ

FPNCSOLINK_D0

FPTCKFPNST

LINK_D2LINK_D3

FPTDILINK_D1

TDOTCK

TMSTDI

TRGDCLK

TRGNST

TRGASDOTRGNCS

6MHZULED

ULED

USB5V

GND

GND

USB5V

GND

GND

GND

USB5VGND

USB5V

GND

USB5V

USB5V

GND

VCC33

GND

VCC33

GND GNDGND

USB5V

GND

USB3V

GND

GND

GND

GND

GND

GNDGND

GND

GND

USB3VUSB3V

GND GND

GND

FP3V

FP3V

GND

GND

GND

GND

FP3VGND

FP3V

GND

GND

GND FP3V GND

GND

FP3V

GND

FP3V

GND

VCC33

GND

VCC5

GND

FP3V

GND

USB5V

USB3V

GND

FP3V

FP3V

GND GND GND GND GND

FP3V

GND

VCC5

GND

GND

BC124

0.1U

JP3

CPLD ISP

1 23 45 67 89 10

BC125

0.1U

RN47 10K

13578

642

U28LM1117-3.3-0.8A

3 2

1

VIN VOUT

GN

D

BC126

0.1U

BC100

0.1U

R55 330

BC990.1U

Y2

24MHZ

4

3 2

1VCC

OUT GND

EN

R56 1.5K

R105

1K

Q6 8550

2

1 3

R103

4.7KU30

EPCS16DIP16-SOP1

12345678 9

10111213141516VCC

VCCNCNCNCNCNCSDATA0 VCC

GNDNCNCNCNC

ASDIDCLK

R99

1K

R57 22

RN48

10K

13578

642

R58 22

Q9805012

3

R101

1KR104

4.7K

Q7 8550

2

1 3

R106

1K

R102

10K

BC44

0.1U

BC1010.1U

R63 1.5K

BC1040.1U

BC122

0.1U

BC103

0.1U

U26

EPM3128ATLQFP100-0.5

123456789

10111213141516171819202122232425

26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50

51525354555657585960616263646566676869707172737475

767778798081828384858687888990919293949596979899100

IOA8IOA9VCCIOTDIIOB1IOB2IOB3IOB4IOB5IOB6GNDIOIOB7IOB8IOB9TMSIOC1IOC2VCCIOIOC3IOC4IOC5IOC6IOC7IOC8IOC9

GN

DIO

IOD

0IO

D1

IOD

2IO

D3

IOD

4IO

D5

GN

DIO

VCC

IOIO

D6

IOD

7IO

D8

GN

DIN

TVC

CIN

TIO

E0IO

E1IO

E2G

ND

IOIO

E3IO

E4IO

E5IO

E6IO

E7IO

E8IO

E9

VCCIOIOF0

GNDIOIOF1IOF2IOF3IOF4IOF5

GNDIOIOF6IOF7TCK

IOG0IOG1

GNDIOVCCIO

IOG2IOG3IOG4IOG5IOG6IOG7TDO

GNDIOIOH0

IOH

1IO

H2

GN

DIO

IOH

3IO

H4

IOH

5VC

CIO

IOH

6IO

H7

IOH

8G

ND

INT

GC

LK1

OE1

GC

LRn

OE2

VCC

INT

IOA0

IOA1

IOA2

GN

DIO

IOA3

IOA4

IOA5

IOA6

IOA7

BC1020.1U

VCC

-D

+D

GNDEARTH

J9

USB_B_CONNJACK-USB-B

4

3

2

1

5

6

BC920.1U

R26 22

BC930.1U

BC980.1U

LOADLEDB

U25

FT245BMQFP32-0.8-2

7

3130

12

2

3

2122232425

26

27

28

17

181920

161514

1329

321

4

1110

5

6

8

9

USBDP

TEST

AVC

C

/RXF

EEDATA

VCC

D4D3D2D1D0

VCC

XTIN

XTOUT

GN

D

D7D6D5

/RDWR

/TXE

VCC

-IOAG

ND

EECSEECLK

/RESET

SI/WUPWREN

/RSTOUT

3V3OUT

USBDM

GN

D

BC940.1U

U29

93LC46BDIP8-SOP

1234 5

678CS

CLKDIDO GND

ORGNC

VCC

L4 BEAD

Q8805012

3

BC950.1U

R59 100K

L3 BEAD

BC960.1U

SW19RUN/PROG

12345

RN53 120R0603-4R-N

1357 8

642

R100

10K

RN49

10K

13578

642

BC970.1U

R61 120

R62 1.5K

TC23100U/6.3VC-1210+

C947P

D83BAT54S 3

1 2

D82BAT54S 3

1 2

RN50

120

13578

642

BC123

0.1U

RN46

120

13578

642

DATA0NCSODCLKASDO

TMSTDINCONFIG

TCK

CONF_DONE

NCE

NSTATUS

TDO

12MHZ

LINK_D3LINK_D2LINK_D1LINK_D0

Page 22: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ISP 1362 1.1

ALTERA DE2

B

22 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

OTG_D15OTG_D14OTG_D13OTG_D12OTG_D11OTG_D10OTG_D9OTG_D8OTG_D7OTG_D6

OTG_D4OTG_D5

OTG_D3OTG_D2

OTG_D0OTG_D1

OTG_LSPEEDOTG_FSPEED

OTG_CS

H_VCC5

GNDGND

GND

GND

U_VCC5

U_VCC5

GND

U_VCC33

U_VCC33

GND

U_VCC33

GND

U_VCC5U_VCC33

GND

O_VCC5O_VCC5

GND

H_VCC5

GND

GND GND

GND

GND

GND

GND

H_VCC5

GND

GND

U_VCC33

GND GND

O_VCC5

GND

GND GND

U_VCC33

U_VCC33

R60 4.7K

C2547P

R66 22

R67 22

BC1070.1U

R70 22

R69 22

BC1080.1U

J11

CON_USB_A

4321

56

GNDDPDMVAUX

SHIELD1SHIELD2

R654.7K

D87BAT54S

3

12

C2647P

BC1090.1U

R68 4.7K

BC1100.1U

TC24220U/10VC-2012+

BC1110.1U

C2247P

C2147P

R72 10K

BC1120.1U

R74 100K

R73 10K

R71 330

U31

ISP1362LQFP64-0.5

7

3130

12

23

2122

23

24

25

26

27

28

1718

19

20

1615

14

13

29

32

14

1110

56

8

93334

35

36

37

38

39

40

41

42

4344

45

4647

48

4950

51

52

535455

56

5758

5960

6162

6364

D6

INT2INT1

D10

D2D3

nCSnWR

TEST0

DREQ1

DREQ2

VCC

2

DG

ND

3nDACK1

D14D15

DG

ND

2

nRD

D13D12

VCC

1

D11

nDACK2

nRESET

DG

ND

0VC

C0

D9D8

D4D5

D7

DG

ND

1H_SUSWKUPD_SUSWKUP

nH_PSW1

nH_PSW2

DG

ND

4

CLKOUT

nGL

VCC

3

nH_OC2

nH_OC1

X1X2

nOTGMODE

H_DM2H_DP2

ID

OTG_DM1OTG_DP1

AGN

D

VCC

4

CP_CAP1CP_CAP2

VBUS

VDD_5V

DG

ND

5VC

C5

TEST1TEST2

A0A1

D0D1

VCC

-D

+D

GNDEARTH

J10

USB_B_CONNJACK-USB-B

4

3

2

1

5

6

C230.1U

D88BAT54S

3

12

R33 22

GOOD LEDBD-0805

D85BAT54SSOT-3233

12

D86BAT54SSOT-3233

12

L5 BEAD

R107

15K

L6 BEADR31 1.5K

R32 1.5K

R108

15K

BC1050.1U

C2747P

BC1060.1U

BC1130.1U

OTG_WEOTG_OE

OTG_RESET

OTG_DACK0

OTG_DACK1

OTG_INT1OTG_INT0

OTG_DREQ1

OTG_DREQ0

OTG_CS

OTG_A1OTG_A0

OTG_LSPEEDOTG_FSPEEDOTG_D[0..15]

12MHZ

Page 23: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

I2C ADDRESS READ IS 0x40I2C ADDRESS WRITE IS 0x41

ADV7181B 1.1

ALTERA DE2

A

23 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

TD_RESET

27M

27MHZ

27M

TD_D0TD_D1TD_D2TD_D3

TD_D4TD_D5TD_D6TD_D7

TD_VSTD_HS

CVBS_IN

CVBS_IN

PV_VCC18V_VCC18 V_VCC33 AV_VCC33

GND

AV_VCC33V_VCC33

GND VGND

VGND VGND

PV_VCC18V_VCC18

V_VCC33

GND

AV_VCC33 VGND

GND VGND

GNDGND

GNDGND

V_VCC33

GND

GND GND

VGND

VGND

VGND VGND

AV_VCC33

U33

ADV7181BLQFP64-0.5

7

12

2

3

2122

23

24

2526

2728

171819

20

161514

13

1

4 11

10

56

8

9

29

30

31

32

33

34

3536

37

3839

40

4142

43

44

45

46474849

50

51

52

5354

5556

57

5859606162

6364

P9

NC3

HS

DG

ND

XTAL1XTAL

DV

DD

DG

ND

P1P0

NC7NC6

P4P3P2

LLC

P5P6P7

NC2

nINTRQ

DV

DD

IOD

VD

DIO

DG

ND

P11P10

P8

SFL

nPWRDWN

ELPFPV

DD

AG

ND

NC5

AG

ND

AIN1AIN2

AG

ND

CAPY1CAPY2

AV

DD

REFOUTCML

AG

ND

CAPC2

AG

ND

AIN3AIN4AIN5AIN6

NC4

nRESET

ALSB

SDATASCLK

NC0NC1

DG

ND

DV

DD

P15P14P13P12

FIELDVS

C3110U

BC1140.1U

C32 10U

C39470P

R83

75

R76 0

C38 0.1U

R75 0

R78 0

BC1160.1U

C3710U

C3610U

Q108050

1

23

Q118550

21

3

C33 10U

RN52

47

1357 8

642

C340.1U

C350.1U

C300.1U

C290.01U

TC26100U/6.3VC-1210+

C40470P

Y3

27MHZ

4

32

1 VCC

OUTGND

EN

D89

BAT54SSOT-323

3

12

J12 RCA JACK

1

2

3

4

R79 120R80 120

R81

120

R8275

BC1150.1U

R77 1.7K

RN51

47

1357 8

642

TD_D[0..7]

TD_HS

27MHZ

TD_VS

TD_RESET

I2C_SDATI2C_SCLK

Page 24: DE2 Schematic

5

5

4

4

3

3

2

2

1

1

D D

C C

B B

A A

ADV7123 1.1

ALTERA DE2

A

24 24Wednesday, November 16, 2005

Title

Size Document Number Rev

Date: Sheet of

VGA_HSVGA_VS

VGA_B

RSET

VGA_SYNCVGA_BLANKVGA_G9

VGA_G0

VGA_G8VGA_G7VGA_G6VGA_G5VGA_G4VGA_G3VGA_G2VGA_G1

VG

A_R

0V

GA

_R1

VG

A_R

2V

GA

_R3

VG

A_R

4V

GA

_R5

VG

A_R

6V

GA

_R7

VG

A_R

8

VG

A_C

LOC

KV

GA

_B9

VG

A_B

8V

GA

_B7

VG

A_B

6V

GA

_B5

VG

A_B

4V

GA

_B3

VG

A_B

2V

GA

_B1

VG

A_B

0V

GA

_R9

VGA_GVGA_R

VGA_VCC5

GND

GND GNDGND

GND

VGA_VCC5 VGA_VCC5

GND

GND GND GND

R8775

R8675

R8875

11 6

1

J13

VGA DB15-RA-F2

123456789

1011121314151617

RGBNC0GND0RGBGGGNC1GND1NC2NC3HSVSNC4SHIELD0SHIELD1

R89 47R90 47

R85 560

BC1190.1U

R84 4.7K

BC1200.1U

BC1210.1U

BC1170.1U

BC1180.1U

U34

ADV7123LQFP48-0.5

7

12

23

21 22 23 24

25262728

17 18 19 2016151413

1

4

1110

56

89

2930313233343536

373839404142434445464748

G6

nSYNC

G1G2

B7

B8

B9

CLO

CK GND0

GND1nIOBIOB

B3

B4

B5

B6

B2

B1

B0

VA

A0

G0

G3

nBLANKG9

G4G5

G7G8

VAA1VAA2nIOGIOG

nIORIOR

COMPVREF

RS

ET

nPS

AV

ER0

R1

R2

R3

R4

R5

R6

R7

R8

R9

R95 0R96 0R97 0

VGA_BLANK

VGA_R[0..9]VGA_G[0..9]VGA_B[0..9]

VGA_SYNCVGA_CLOCK

VGA_HSVGA_VS