49
3 3 - - 1 Introduction to VLSI Circuits and Systems 第 3 第 Physical Structure of CMOS Integrated Circu its 3.1 積 積積積

3.1 積體電路層

  • Upload
    alicia

  • View
    62

  • Download
    0

Embed Size (px)

DESCRIPTION

3.1 積體電路層. ρ:resitivity, σ:conductivity, Rs:Sheet Resistance. R=ρ(L/A)=(1/σ)(L/Wt)=(1/σt)=ρ/t=Rs (L=W). Rl=Rs*n ; n=L/W. C=ε ox (wl/Tox), ε ox =3.9ε o ;ε o =8.854*10 -14 F/cm. 3.2 MOSFET. n n =N d -N a ;P p =N a -N d. np =n i 2 (mass-action law) Ex3.1;3.2(P.3-14,15). - PowerPoint PPT Presentation

Citation preview

Page 1: 3.1  積體電路層

3 3 - - 11   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits3.1 積體電路層

Page 2: 3.1  積體電路層

3 3 - - 22   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 3: 3.1  積體電路層

3 3 - - 33   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 4: 3.1  積體電路層

3 3 - - 44   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 5: 3.1  積體電路層

3 3 - - 55   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

R=ρ(L/A)=(1/σ)(L/Wt)=(1/σt)=ρ/t=Rs (L=W)

ρ:resitivity, σ:conductivity, Rs:Sheet Resistance

Page 6: 3.1  積體電路層

3 3 - - 66   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Rl=Rs*n ; n=L/W

Page 7: 3.1  積體電路層

3 3 - - 77   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 8: 3.1  積體電路層

3 3 - - 88   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

C=εox(wl/Tox), εox=3.9εo ;εo=8.854*10-14 F/cm

Page 9: 3.1  積體電路層

3 3 - - 99   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 10: 3.1  積體電路層

3 3 - - 1010   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

3.2 MOSFET

Page 11: 3.1  積體電路層

3 3 - - 1111   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 12: 3.1  積體電路層

3 3 - - 1212   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 13: 3.1  積體電路層

3 3 - - 1313   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 14: 3.1  積體電路層

3 3 - - 1414   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

np=ni2 (mass-action law) Ex3.1;3.2(P.3-14,15)

σ=q(unn+upp)=1/ρ, σ:conductivity, u:mobility

nn=Nd-Na ;Pp=Na-Nd

Page 15: 3.1  積體電路層

3 3 - - 1515   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 16: 3.1  積體電路層

3 3 - - 1616   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 17: 3.1  積體電路層

3 3 - - 1717   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 18: 3.1  積體電路層

3 3 - - 1818   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Cox=εox/tox ; CG=CoxAG ;Ex3.3(p.3-21)

Page 19: 3.1  積體電路層

3 3 - - 1919   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Rn=1/βn(VG-Vtn)

βn=unCox(W/L)

Page 20: 3.1  積體電路層

3 3 - - 2020   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Rp=1/β p(VG-|Vtp|)

βp=upCox(W/L)

Page 21: 3.1  積體電路層

3 3 - - 2121   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

C 之效應

1. Time Delay

2. Power Dissipation

Page 22: 3.1  積體電路層

3 3 - - 2222   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Ee=CV2/2 ; P=i2R

Page 23: 3.1  積體電路層

3 3 - - 2323   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Layers: 1. P-sub( 基板 ) 2. n-well( 井區 ) 3. Gate Oxide

4.Gate(poly-Si) 5.n+ 6.p+ 7.Contact 8.Metal

FOX: Field Oxide 場氧化物3.3CMOS 各層

Page 24: 3.1  積體電路層

3 3 - - 2424   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 25: 3.1  積體電路層

3 3 - - 2525   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

1. M1~M5 間以 SiO2 隔離 ; M1~M5 間以 Via 連結( 銅 )

2. 元件用 Contact 與外面 M1 作連結 ( 材質 :W鎢 )

Page 26: 3.1  積體電路層

3 3 - - 2626   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 27: 3.1  積體電路層

3 3 - - 2727   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

3.4 設計 FET 陣列

Page 28: 3.1  積體電路層

3 3 - - 2828   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 29: 3.1  積體電路層

3 3 - - 2929   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 30: 3.1  積體電路層

3 3 - - 3030   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 31: 3.1  積體電路層

3 3 - - 3131   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 32: 3.1  積體電路層

3 3 - - 3232   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

IC Design:CMOS Inverter

Metal 1, AlCu

P-Epi

P-Wafer

N-WellP-Well

PMD

p + p +n +n +

W

Metal 1Contact

P-well N-well Polycide gate and local interconnection

N-channel active region N-channel VtN-channel LDDN-channel S/D

P-channel active region P-channel VtP-channel LDDP-channel S/D

Shallow trench isolation (STI)

NMOS PMOS

Vin

Vout

STI

(a)

(b)

(c)

Page 33: 3.1  積體電路層

3 3 - - 3333   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

CMOS inverter layout Mask 1, N-well Mask 2, P-well

Mask 3, shallow trench isolation Mask 4, 7, 9, N-Vt, LDD, S/D Mask 5, 8, 10, P-Vt, LDD, S/D

Mask 6, gate/local interconnection Mask 11, contact Mask 12, metal 1

IC Design: Layout and Masks of CMOS Inverter

Page 34: 3.1  積體電路層

3 3 - - 3434   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 35: 3.1  積體電路層

3 3 - - 3535   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

1. VDD ,VSS 使用 Metal 連接

2. n+ 與 p+ 差別 ;p+ 有 well

3. Metal 與 n+ 或 p+ 連接必須使用 Contact

Page 36: 3.1  積體電路層

3 3 - - 3636   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 37: 3.1  積體電路層

3 3 - - 3737   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 38: 3.1  積體電路層

3 3 - - 3838   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 39: 3.1  積體電路層

3 3 - - 3939   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 40: 3.1  積體電路層

3 3 - - 4040   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 41: 3.1  積體電路層

3 3 - - 4141   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 42: 3.1  積體電路層

3 3 - - 4242   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 43: 3.1  積體電路層

3 3 - - 4343   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 44: 3.1  積體電路層

3 3 - - 4444   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Bugs? 6 errors

F=BAR(xy+zw)

Page 45: 3.1  積體電路層

3 3 - - 4545   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 46: 3.1  積體電路層

3 3 - - 4646   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

F=?

Page 47: 3.1  積體電路層

3 3 - - 4747   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 48: 3.1  積體電路層

3 3 - - 4848   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Page 49: 3.1  積體電路層

3 3 - - 4949   

Introduction to VLSI Circuits and Systems

第 3 章 Physical Structure of CMOS Integrated Circuits

Exercise (P3-46)

• 1,2,3,5,6,8,10,11,12,13,14,15,16,18,19